8-bit parallel-in/serial out shift register Rev. 3 — 11 March 2024

**Product data sheet** 

### 1. General description

The 74HC166-Q100; 74HCT166-Q100 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and a serial output (Q7). When the parallel enable input (PE) is LOW, the data from D0 to D7 is loaded into the shift register on the next LOW-to-HIGH transition of the clock input (CP). When PE is HIGH, data enters the register serially at DS with each LOW-to-HIGH transition of CP. When the clock enable input ( $\overline{CE}$ ) is LOW data is shifted on the LOW-to-HIGH transitions of CP. A HIGH on  $\overline{CE}$  disables the CP input. Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)

  Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Synchronous parallel-to-serial applications
- Synchronous serial input for easy expansion
- Input levels:
  - For 74HC166-Q100: CMOS level
  - For 74HCT166-Q100: TTL level
- Complies with JEDEC standards:
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


### 3. Ordering information

#### Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74HC166D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	<u>SOT109-1</u>					
74HCT166D-Q100			body width 3.9 mm						
74HC166PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	<u>SOT403-1</u>					

# ne<mark>x</mark>peria


### 4. Functional diagram




### Nexperia

### 74HC166-Q100; 74HCT166-Q100

8-bit parallel-in/serial out shift register



### 5. Pinning information



#### 5.1. Pinning

#### 5.2. Pin description

Symbol	Pin	Description
DS	1	serial data input
D0 to D7	2, 3, 4, 5, 10, 11, 12, 14	parallel data inputs
CE	6	clock enable input (active LOW)
СР	7	clock input (LOW-to-HIGH edge-triggered)
GND	8	ground (0 V)
MR	9	asynchronous master reset (active LOW)
Q7	13	serial output from the last stage
PE	15	parallel enable input (active LOW)
V <sub>CC</sub>	16	positive supply voltage

### 6. Functional description

#### Table 3. Function table


H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

*q* = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$ 

Operating modes	Inputs					Qn regi	Qn registers		
	PE	CE	СР	DS	D0 to D7	Q0	Q1 to Q6	Q7	
parallel load	I	I	1	Х	I	L	L to L	L	
	I	I	1	Х	h	Н	H to H	Н	
serial shift	h	I	1	I	X	L	q0 to q5	q6	
	h	I	1	h	X	Н	q0 to q5	q6	
hold "do nothing"	Х	Н	Х	Х	Х	q0	q1 to q6	q7	



Typical clear, shift, load, inhibit, and shift sequences Fig. 7.

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
lo	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$		-	±25	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package:  $P_{tot}$  derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: Ptot derates linearly with 8.5 mW/K above 91 °C.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	ons 74HC166-Q100			74H	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC16	6-Q100									
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

#### 8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH}$ or $V_{IL}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	66-Q100								•	
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 4.5 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 4.5 V$	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A};$ $V_{CC} = 4.5 \text{ V}$	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		Dn and DS inputs	-	35	126	-	157.5	-	171.5	μA
		CP and CE inputs	-	80	288	-	360	-	392	μA
		MR input	-	40	144	-	180	-	196	μA
		PE input	-	60	216	-	270	-	294	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

### **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

GND (ground = 0 V);  $t_r = t_f = 6$  ns:  $C_L = 50$  pF unless otherwise specified; for test circuit, see Fig. 11

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74HC16	6-Q100								_	
t <sub>pd</sub>	propagation	CP to Q7; see Fig. 8 [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	50	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	18	30	-	38	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	33	-	38	ns
		MR to Q7; see Fig. 9								
		V <sub>CC</sub> = 2.0 V	-	47	160	-	200	-	240	ns
		V <sub>CC</sub> = 4.5 V	-	17	32	-	40	-	48	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	14	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	27	-	34	-	41	ns
t <sub>t</sub>	transition	output; see Fig. 8 [2]								
	time	V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns
t <sub>W</sub>	pulse width	CP input HIGH or LOW; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 2.0 V	80	17	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	5	-	17	-	20	-	ns
		MR input LOW; see Fig. 9								
		V <sub>CC</sub> = 2.0 V	100	25	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	9	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	7	-	21	-	26	-	ns
t <sub>rec</sub>	recovery	MR to CP; see Fig. 9								
	time	V <sub>CC</sub> = 2.0 V	0	-19	-	0	-	0	-	ns
		V <sub>CC</sub> = 4.5 V	0	-7	-	0	-	0	-	ns
		V <sub>CC</sub> = 6.0 V	0	-6	-	0	-	0	-	ns
t <sub>su</sub>	set-up time	Dn, CE to CP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	4	-	17	-	20	-	ns
		PE to CP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	100	33	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V	20	12	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V	17	10	-	21	-	26	-	ns

#### 8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>h</sub>	hold time	Dn, CE to CP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	2	-8	-	2	-	2	-	ns
		V <sub>CC</sub> = 4.5 V	2	-3	-	2	-	2	-	ns
		V <sub>CC</sub> = 6.0 V	2	-2	-	2	-	2	-	ns
		PE to CP; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	0	-28	-	0	-	0	-	ns
		V <sub>CC</sub> = 4.5 V	0	-10	-	0	-	0	-	ns
		V <sub>CC</sub> = 6.0 V	0	-8	-	0	-	0	-	ns
f <sub>max</sub>	maximum	CP input; see Fig. 8								
	frequency	V <sub>CC</sub> = 2.0 V	6	19	-	4.8	-	4	-	MHz
		V <sub>CC</sub> = 4.5 V	30	57	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	63	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V	35	68	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per package; [3 V <sub>I</sub> = GND to V <sub>CC</sub>	3] -	41	-	-	-	-	-	pF
74HCT1	66-Q100						1	1		1
t <sub>pd</sub>	propagation	CP to Q7; see Fig. 8	1]							
	delay	V <sub>CC</sub> = 4.5 V	-	23	40	-	50	-	60	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	20	-	-	-	-	-	ns
		MR to Q7; see Fig. 9								
		V <sub>CC</sub> = 4.5 V	-	22	40	-	50	-	60	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	19	-	-	-	-	-	ns
t <sub>t</sub>	transition	output; see <u>Fig. 8</u> [2	2]							
	time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	CP input HIGH or LOW; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 4.5 V	20	9	-	25	-	30	-	ns
		MR input LOW; see Fig. 9								
		V <sub>CC</sub> = 4.5 V	25	11	-	31	-	38	-	ns
t <sub>rec</sub>	recovery	MR to CP; see Fig. 9								
	time	V <sub>CC</sub> = 4.5 V	0	-7	-	0	-	0	-	ns
t <sub>su</sub>	set-up time	Dn, CE to CP; see Fig. 10								
		V <sub>CC</sub> = 4.5 V	16	8	-	20	-	24	-	ns
		PE to CP; see Fig. 10								
		V <sub>CC</sub> = 4.5 V	30	15	-	38	-	45	-	ns
t <sub>h</sub>	hold time	Dn, CE to CP; see Fig. 10								
		V <sub>CC</sub> = 4.5 V	0	-3	-	0	-	0	-	ns
		PE to CP; see Fig. 10								
		V <sub>CC</sub> = 4.5 V	0	-13	-	0	-	0	-	ns
f <sub>max</sub>	maximum	CP input; see <u>Fig. 8</u>								
	frequency	V <sub>CC</sub> = 4.5 V	25	45	-	20	-	17	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	50	-	-	-	-	-	MHz

#### 8-bit parallel-in/serial out shift register

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Мах	Min	Max	Min	Мах	
C <sub>PD</sub>		per package; [3] $V_I = GND$ to $V_{CC} - 1.5 V$	-	41	-	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

[2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;


 $f_o = output$  frequency in MHz;

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs;

 $C_L$  = output load capacitance in pF;


 $V_{CC}$  = supply voltage in V.

#### 10.1. Waveforms and test circuit




 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.





74HC\_HCT166\_Q100


#### 8-bit parallel-in/serial out shift register



#### **Table 8. Measurement points**

Туре	Input		Output
	VI	V <sub>M</sub>	V <sub>M</sub>
74HC166-Q100	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT166-Q100	3 V	1.3 V	1.3 V

#### 8-bit parallel-in/serial out shift register




#### Fig. 11. Test circuit for measuring switching times

#### Table 9. Test data

Туре	Input		Load		S1 position
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC166-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT166-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

### 11. Package outline



#### Fig. 12. Package outline SOT109-1 (SO16)




Fig. 13. Package outline SOT403-1 (TSSOP16)

### **12. Abbreviations**

Table 10. Abbreviations			
Acronym	Description		
CDM	Charged Device Model		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
НВМ	Human Body Model		
TTL	Transistor-Transistor Logic		

### 13. Revision history

#### Table 11. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74HC\_HCT166\_Q100 v.3 20240311 74HC\_HCT166\_Q100 v.2 Product data sheet Modifications: Fig. 12, Fig. 13: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. . Section 2: ESD specification updated according to the latest JEDEC standard. 74HC\_HCT166\_Q100 v.2 20210809 Product data sheet 74HC\_HCT166\_Q100 v.1 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. • Legal texts have been adapted to the new company name where appropriate. Section 2 updated. Section 7: Derating values for P<sub>tot</sub> total power dissipation have been updated. Product data sheet 74HC\_HCT166\_Q100 v.1 20130925

74HC\_HCT166\_Q100

### 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### 8-bit parallel-in/serial out shift register

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	4
6. Functional description	5
7. Limiting values	6
8. Recommended operating conditions	6
9. Static characteristics	6
10. Dynamic characteristics	8
10.1. Waveforms and test circuit	10
11. Package outline	13
12. Abbreviations	15
13. Revision history	15
14. Legal information	

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 11 March 2024

74HC\_HCT166\_Q100