Quad D-type flip-flop with reset; positive-edge triggerRev. 3 — 14 March 2024Product data sheet

### 1. General description

The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and  $\overline{Q}n$  outputs. The common clock (CP) and master reset ( $\overline{MR}$ ) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the flip-flop and appears at the Q output. A LOW on  $\overline{MR}$  causes the flip-flops and outputs to be reset LOW.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
   Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Input levels:
  - For 74HC175-Q100: CMOS level
  - For 74HCT175-Q100: TTL level
- Four edge-triggered D-type flip-flops
- Asynchronous master reset
- Complies with JEDEC standard no. 7A
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

### 3. Ordering information

Type number Package								
	Temperature range	Name	Description	Version				
74HC175D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1				
74HCT175D-Q100			body width 3.9 mm					
74HC175PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1				
74HCT175PW-Q100	-		body width 4.4 mm					


# ne<mark>x</mark>peria

## 4. Functional diagram



**Product data sheet** 

### 5. Pinning information



#### 5.1. Pinning

### 5.2. Pin description

Table 2. Pin desc	cription	
Symbol	Pin	Description
MR	1	asynchronous master reset input (active LOW)
Q0 to Q3	2, 7, 10, 15	flip-flop output
Q0 to Q3	3, 6, 11, 14	complementary flip-flop output
D0 to D3	4, 5, 12, 13	data input
GND	8	ground (0 V)
СР	9	clock input (LOW-to-HIGH edge-triggered)
V <sub>CC</sub>	16	positive supply voltage

### 6. Functional description


#### Table 3. Function table

*H* = HIGH voltage level; *h* = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$ 

Operating modes	Inputs		Outputs		
	MR	СР	Dn	Qn	Qn
reset (clear)	L	Х	Х	L	Н
load "1"	Н	1	h	Н	L
load "0"	Н	1	I	L	Н



### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
l <sub>IK</sub>	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
lo	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C [1]	-	500	mW

For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.
 For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC175-Q100			74HCT175-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74HC17	5-Q100								-	
VIH	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH}$ or $V_{IL}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current		-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

### Quad D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HCT1	75-Q100					1	1			
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A};$ $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$ ; other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		Dn input	-	40	144	-	180	-	196	μA
		CP input	-	60	216	-	270	-	294	μA
		MR input	-	100	360	-	450	-	490	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

## 10. Dynamic characteristics

#### Table 7. Dynamic characteristics

GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Fig. 10

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Мах	1
74HC17	5-Q100	-						1		
t <sub>pd</sub>	propagation	CP to Qn, $\overline{Q}$ n; see $\underline{Fig. 7}$ [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	55	175	-	220	-	265	ns
		V <sub>CC</sub> = 4.5 V	-	20	35	-	44	-	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	17	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	16	30	-	37	-	45	ns
t <sub>PHL</sub>	HIGH	MR to Qn, Qn; see <u>Fig. 8</u>								
	to LOW propagation	V <sub>CC</sub> = 2.0 V	-	50	150	-	190	-	225	ns
	delay	V <sub>CC</sub> = 4.5 V	-	18	30	-	38	-	45	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	33	-	38	ns

74HC\_HCT175\_Q100

#### Symbol Parameter Conditions 25 °C -40 °C to +85 °C | -40 °C to +125 °C | Unit Min Тур Max Min Max Min Max [2] transition Qn output; see Fig. 7 tt time V<sub>CC</sub> = 2.0 V 75 95 110 19 ns \_ -\_ $V_{CC} = 4.5 V$ 22 7 15 19 ns \_ \_ \_ $V_{CC} = 6.0 V$ 6 13 16 19 --\_ ns CP input HIGH or LOW; tw pulse width see Fig. 7 $V_{CC} = 2.0 V$ 80 22 100 120 ns --\_ V<sub>CC</sub> = 4.5 V 16 8 20 24 ns --- $V_{CC} = 6.0 V$ 14 17 20 6 --ns MR input LOW; see Fig. 8 $V_{CC} = 2.0 V$ 80 100 120 19 --ns $V_{CC} = 4.5 V$ 16 7 20 24 ns --- $V_{CC} = 6.0 V$ 14 17 20 6 ns -\_ recovery MR to CP; see Fig. 8 t<sub>rec</sub> time $V_{CC} = 2.0 V$ 5 -33 5 5 ns --- $V_{CC} = 4.5 V$ 5 -12 5 5 ns -\_ - $V_{CC} = 6.0 V$ 5 -10 5 5 --ns Dn to CP; see Fig. 9 set-up time t<sub>su</sub> $V_{CC}$ = 2.0 V 80 3 100 120 ns ---V<sub>CC</sub> = 4.5 V 20 16 1 24 ns -\_ - $V_{CC} = 6.0 V$ 14 1 17 20 ns --hold time Dn to CP; see Fig. 9 t<sub>h</sub> $V_{CC} = 2.0 V$ 25 2 30 40 \_ \_ \_ ns $V_{CC} = 4.5 V$ 5 0 -6 \_ 8 ns $V_{CC} = 6.0 V$ 4 0 5 7 --ns CP input; see Fig. 7 f<sub>max</sub> maximum frequency $V_{CC} = 2.0 V$ 4.8 4 6 25 MHz --\_ $V_{CC} = 4.5 V$ 30 75 -24 -20 -MHz V<sub>CC</sub> = 5 V; C<sub>L</sub> = 15 pF \_ 83 -MHz ---- $V_{CC} = 6.0 V$ 35 89 28 24 MHz \_ \_ -C<sub>PD</sub> power per package; $V_I = GND$ to $V_{CC}$ [3] 32 pF \_ --\_ -dissipation capacitance

#### Quad D-type flip-flop with reset; positive-edge trigger

### Quad D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HCT1	75-Q100	1					•			
t <sub>pd</sub>	propagation	CP to Qn, $\overline{Q}$ n; see Fig. 7	1]							
	delay	V <sub>CC</sub> = 4.5 V	-	19	33	-	41	-	50	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	16	-	-	-	-	-	ns
t <sub>PHL</sub>	HIGH	MR to Qn; see Fig. 8								
	to LOW propagation	V <sub>CC</sub> = 4.5 V	-	22	38	-	48	-	57	ns
	delay	V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	19	-	-	-	-	-	ns
		MR to Qn; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	-	19	35	-	44	-	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	16	-	-	-	-	-	ns
t <sub>t</sub>	transition	Qn output; see <u>Fig. 7</u>	2]							
	time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	t <sub>w</sub> pulse width	CP input HIGH or LOW; see Fig. 7								
		V <sub>CC</sub> = 4.5 V	20	12	-	25	-	30	-	ns
		MR input LOW; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	20	11	-	25	-	30	-	ns
t <sub>rec</sub>	recovery	MR to CP; see Fig. 8								
	time	V <sub>CC</sub> = 4.5 V	5	-10	-	5	-	5	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
t <sub>h</sub>	hold time	Dn to CP; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 4.5 V	5	0	-	5	-	5	-	ns
f <sub>max</sub>	maximum	CP input; see <u>Fig. 7</u>								
	frequency	V <sub>CC</sub> = 4.5 V	25	49	-	20	-	17	-	MHz
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	54	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per package; V <sub>I</sub> = GND to V <sub>CC</sub> - 1.5 V	3] -	34	-	-	-	-	-	pF


t<sub>pd</sub> is the same as t<sub>PHL</sub> and t<sub>PLH</sub>.
 t<sub>t</sub> is the same as t<sub>THL</sub> and t<sub>TLH</sub>.
 G<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).
 P<sub>D</sub> = C<sub>PD</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>i</sub> + Σ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) where: f<sub>i</sub> = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub> <sup>2</sup> x f<sub>o</sub>) = sum of outputs;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V.




### 10.1. Waveforms and test circuit

Fig. 7. Input to output propagation delay, output transition time, clock input pulse width and maximum frequency



### Quad D-type flip-flop with reset; positive-edge trigger




Measurement points are given in <u>Table 8</u>.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load. The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Fig. 9. Data set-up and hold times for data input

#### Table 8. Measurement points

Туре	Input	Output	
	VI	V <sub>M</sub>	V <sub>M</sub>
74HC175-Q100	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT175-Q100	3 V	1.3 V	1.3 V



Туре	Input		Load	Test	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	
74HC175-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	t <sub>PLH</sub> , t <sub>PHL</sub>
74HCT175-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	t <sub>PLH</sub> , t <sub>PHL</sub>

### **11. Package outline**




Fig. 11. Package outline SOT109-1 (SO16)




Fig. 12. Package outline SOT403-1 (TSSOP16)

### **12. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

### 13. Revision history

#### Table 11. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74HC\_HCT175\_Q100 v.3 20240314 Product data sheet 74HC\_HCT175\_Q100 v.2 Modifications: Fig. 11, Fig. 12: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. . Section 2: ESD specification updated according to the latest JEDEC standard. 74HC\_HCT175\_Q100 v.2 20210204 Product data sheet 74HC\_HCT175\_Q100 v.1 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. • Legal texts have been adapted to the new company name where appropriate. Section 7: Derating values for Ptot total power dissipation updated. 74HC\_HCT175\_Q100 v.1 Product data sheet 20140519

74HC\_HCT175\_Q100

### 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### Quad D-type flip-flop with reset; positive-edge trigger

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	3
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	5
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	9
11. Package outline	12
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 14 March 2024

74HC\_HCT175\_Q100