

BUK9V13-40H

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)


9 May 2023

Product data sheet

1. General description

Dual, logic level N-channel MOSFET in an LFPAK56D package (half-bridge configuration), using Trench 9 TrenchMOS technology. This product has been designed and qualified to AEC-Q101.

An internal connection is made between the source (S1) of the highside FET to the drain (D2) of the low-side FET, making the device ideal to use as a half-bridge switch in high-performance automotive PWM applications.



2. Features and benefits

- LFPAK56D package with half-bridge configuration enables:
 - Reduced PCB layout complexity
 - PCB shrinkage through reduced component footprint for 3-phase motor drive
 - Improved system level R_{th(j-amb)} due to optimized package design
 - Lower parasitic inductance to support higher efficiency
 - · Footprint compatibility with LFPAK56D Dual package
- Advanced AEC-Q101 grade Trench 9 silicon technology:
 - Low power losses, high power density
 - Superior avalanche performance
 - · Repetitive avalanche rated
- LFPAK copper clip packaging provides high robustness and reliability
- Gull wing leads support high manufacturability and Automated Optical Inspection (AOI)

3. Applications

- 12 V automotive systems
- · Powertrain, chassis, body and infotainment applications
- Brushless or brushed DC motor drive
- DC-to-DC systems
- LED lighting

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Limiting values FET1 and FET2							
V _{DS}	drain-source voltage	25 °C ≤ T _j ≤ 175 °C		-	-	40	V
I _D	drain current	V _{GS} = 10 V; T _{mb} = 25 °C; <u>Fig. 2</u>	[1]	-	-	42	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; <u>Fig. 1</u>		-	-	46	W



Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
Static charact	eristics FET1 and FET2							
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_{D} = 10 A; T_{j} = 25 °C; Fig. 11		7.9	11.35	13.6	mΩ	
Dynamic char	Dynamic characteristics FET1 and FET2							
Q_{GD}	gate-drain charge	I _D = 10 A; V _{DS} = 32 V; V _{GS} = 5 V; T _j = 25 °C; <u>Fig. 13</u> ; <u>Fig. 14</u>		-	2.1	4.2	nC	
Source-drain diode FET1 and FET2								
Q _r	recovered charge	I_S = 10 A; dI_S/dt = -100 A/ μ s; V_{GS} = 0 V; V_{DS} = 20 V; T_j = 25 °C	[2]	-	16.2	-	nC	

^{[1] 42}A continuous current has been successfully demonstrated during application tests. Practically the current will be limited by PCB, thermal design and operating temperature.

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S2	source2	8 7 6 5	
2	G2	gate2		D1
3	S1, D2	source1, drain2		
4	G1	gate1		G1 — 📮 🗖
5	D1	drain1		S1, D2
6	D1	drain1		G2 — FA
7	S1, D2	source1, drain2		
8	S1, D2	source1, drain2	LFPAK56D; Dual LFPAK (SOT1205)	S2 aaa-028081

6. Ordering information

Table 3. Ordering information

Type number	Package					
	Name	Description	Version			
BUK9V13-40H	LFPAK56D; Dual LFPAK	plastic, single ended surface mounted package (LFPAK56D); 8 leads	SOT1205			

7. Marking

Table 4. Marking codes

Type number	Marking code
BUK9V13-40H	9V1340H

^[2] includes capacitive recovery

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
Limiting valu	ues FET1 and FET2					
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 175 °C		-	40	V
V _{GS}	gate-source voltage	DC; T _j = 25 °C		-20	20	V
P _{tot}	total power dissipation	T _{mb} = 25 °C; <u>Fig. 1</u>		-	46	W
I _D	drain current	V _{GS} = 10 V; T _{mb} = 25 °C; <u>Fig. 2</u>	[1]	-	42	Α
		V _{GS} = 10 V; T _{mb} = 100 °C; <u>Fig. 2</u>		-	30	Α
I _{DM}	peak drain current	pulsed; $t_p \le 10 \mu s$; $T_{mb} = 25 °C$; Fig. 3		-	169	Α
T _{stg}	storage temperature			-55	175	°C
T _j	junction temperature			-55	175	°C
Source-draii	n diode FET1 and FET2		'		'	
Is	source current	T _{mb} = 25 °C		-	42	Α
I _{SM}	peak source current	pulsed; t _p ≤ 10 μs; T _{mb} = 25 °C		-	169	Α
Avalanche r	uggedness FET1 and FET2		<u> </u>			
E _{DS(AL)S}	non-repetitive drain- source avalanche energy	I_D = 39.9 A; $V_{sup} \le 40$ V; R_{GS} = 50 Ω; V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; <u>Fig. 4</u>	[2] [3]	-	10.6	mJ
I _{AS}	non-repetitive avalanche current	$V_{sup} = 40 \text{ V}; V_{GS} = 10 \text{ V}; T_{j(init)} = 25 \text{ °C}; R_{GS} = 50 \Omega; Fig. 4$	[4]	-	39.9	А

^{[1] 42}A continuous current has been successfully demonstrated during application tests. Practically the current will be limited by PCB, thermal design and operating temperature.

- [2] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
- [3] Refer to application note AN10273 for further information.
- [4] Protected by 100% test






Fig. 1. Normalized total power dissipation as a function of mounting base temperature



 $V_{GS} \ge 10 \text{ V}$ 42A continuous current has been successfully demonstrated during application tests. Practically the current will be limited by PCB, thermal design and operating temperature.


Fig. 2. Continuous drain current as a function of mounting base temperature, FET1 and FET2

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)



 T_{mb} = 25 °C; I_{DM} is a single pulse

Fig. 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage, FET1 and FET2



(1) $T_{j \text{ (init)}}$ = 25 °C; (2) $T_{j \text{ (init)}}$ = 150 °C; (3) Repetitive Avalanche

Fig. 4. Avalanche rating; avalanche current as a function of avalanche time, FET1 and FET2

9. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	Fig. 5	-	3	3.23	K/W

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)




Fig. 5. Transient thermal impedance from junction to mounting base as a function of pulse duration, FET1 and FET2

10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static chara	acteristics FET1 and FET2					
V _{(BR)DSS}	drain-source	I _D = 250 μA; V _{GS} = 0 V; T _j = 25 °C	40	43	-	V
	breakdown voltage	I _D = 250 μA; V _{GS} = 0 V; T _j = -40 °C	-	40.5	-	V
		I _D = 250 μA; V _{GS} = 0 V; T _j = -55 °C	36	40	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}; Fig. 9;$ Fig. 10	1.5	1.85	2.2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ Fig. 10	0.7	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}; Fig. 10$	-	-	2.6	V
I _{DSS}	drain leakage current	V _{DS} = 40 V; V _{GS} = 0 V; T _j = 25 °C	-	0.01	5	μΑ
		V _{DS} = 16 V; V _{GS} = 0 V; T _j = 125 °C	-	0.14	10	μA
		V _{DS} = 40 V; V _{GS} = 0 V; T _j = 175 °C	-	26	500	μΑ
I _{GSS}	gate leakage current	V _{GS} = 16 V; V _{DS} = 0 V; T _j = 25 °C	-	2	100	nA
		V _{GS} = -10 V; V _{DS} = 0 V; T _j = 25 °C	-	2	100	nA

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 25 \text{ °C};$ Fig. 11		7.9	11.35	13.6	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 10 \text{ A}; T_j = 105 ^{\circ}\text{C};$ Fig. 12		10.9	16.87	20.4	mΩ
		V_{GS} = 10 V; I_{D} = 10 A; T_{j} = 125 °C; Fig. 12		12	18.2	21.9	mΩ
		V_{GS} = 10 V; I_{D} = 10 A; T_{j} = 175 °C; Fig. 12		14.5	21.97	26.4	mΩ
		V_{GS} = 4.5 V; I_{D} = 10 A; T_{j} = 25 °C; Fig. 11		9.8	14.04	16.9	mΩ
		V_{GS} = 4.5 V; I_{D} = 10 A; T_{j} = 105 °C; Fig. 12		13.5	20.6	25.4	mΩ
		V_{GS} = 4.5 V; I_{D} = 10 A; T_{j} = 125 °C; Fig. 12		14.8	22.24	27.2	mΩ
		V_{GS} = 4.5 V; I_{D} = 10 A; T_{j} = 175 °C; Fig. 12		18	26.65	32.8	mΩ
R_G	gate resistance	f = 1 MHz; T _j = 25 °C		0.7	1.7	4.2	Ω
Dynamic ch	naracteristics FET1 and FE	T2	'		'		
Q _{G(tot)}	total gate charge	I _D = 10 A; V _{DS} = 32 V; V _{GS} = 10 V; T _j = 25 °C; <u>Fig. 13</u> ; <u>Fig. 14</u>		-	13.9	19.4	nC
		I _D = 10 A; V _{DS} = 32 V; V _{GS} = 5 V;		-	7.3	10.2	nC
Q _{GS}	gate-source charge	T _j = 25 °C; <u>Fig. 13; Fig. 14</u>		-	2.5	3.8	nC
Q _{GD}	gate-drain charge			-	2.1	4.2	nC
C _{iss}	input capacitance	V _{DS} = 25 V; V _{GS} = 0 V; f = 1 MHz;		-	829	1160	pF
C _{oss}	output capacitance	T _j = 25 °C; <u>Fig. 15</u>		-	280	420	pF
C _{rss}	reverse transfer capacitance			-	38	84	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 3 \Omega; V_{GS} = 5 \text{ V};$		-	5.6	-	ns
t _r	rise time	$R_{G(ext)} = 5 \Omega; T_j = 25 ^{\circ}C$		-	8.1	-	ns
t _{d(off)}	turn-off delay time	-		-	9.1	-	ns
t _f	fall time	1		-	6.5	-	ns
Source-drai	in diode FET1 and FET2	1	1			1	
V _{SD}	source-drain voltage	$I_S = 10 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}; Fig. 16$		-	0.84	1	V
t _{rr}	reverse recovery time	$I_S = 10 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V};$		-	21.5	-	ns
Q _r	recovered charge	V _{DS} = 20 V; T _j = 25 °C	[1]	-	16.2	-	nC
		1	1			1	

^[1] includes capacitive recovery

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)




Fig. 6. Output characteristics; drain current as a function of drain-source voltage; typical values, FET1 and FET2




Fig. 7. Drain-source on-state resistance as a function of gate-source voltage; typical values, FET1 and FET2




Fig. 8. Transfer characteristics; drain current as a function of gate-source voltage; typical values, FET1 and FET2




Fig. 9. Sub-threshold drain current as a function of gate-source voltage, FET1 and FET2

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)




Fig. 10. Gate-source threshold voltage as a function of junction temperature, FET1 and FET2




Fig. 12. Normalized drain-source on-state resistance factor as a function of junction temperature, FET1 and FET2




Fig. 11. Drain-source on-state resistance as a function of drain current; typical values, FET1 and FET2




Fig. 13. Gate-source voltage as a function of gate charge; typical values, FET1 and FET2

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)




Fig. 14. Gate charge waveform definitions

 $V_{GS} = 0 V$




Fig. 15. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values, FET1 and FET2




Fig. 16. Source-drain (diode forward) current as a function of source-drain (diode forward) voltage; typical values, FET1 and FET2

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

11. Package outline





Fig. 17. Package outline LFPAK56D; Dual LFPAK (SOT1205)

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

12. Soldering



Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

13. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own rick.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Dual N-channel 40 V, 13 mOhm logic level MOSFET in LFPAK56D (half-bridge configuration)

Contents

1.	General description	1
2.	Features and benefits	1
3.	Applications	1
4.	Quick reference data	1
5.	Pinning information	2
6.	Ordering information	2
7.	Marking	2
8.	Limiting values	3
9.	Thermal characteristics	4
10	. Characteristics	5
11.	. Package outline	10
12	. Soldering	11
	. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 May 2023

13 / 13

[©] Nexperia B.V. 2023. All rights reserved