



TN00008

Power MOSFET frequently asked questions and answers

Rev. 3.0 — 12 September 2018

Technical note

Document information

Information	Content
Keywords	TrenchMOS generation 3 and generation 6, avalanche, ruggedness, linear mode, reliability, thermal impedance, EMC, ESD, switching, thermal design
Abstract	This document provides answers to frequently asked questions regarding automotive MOSFET platforms, devices, functionality and reliability. It is also applicable to non-automotive applications.

1. Introduction

This technical note provides a number of important questions regarding the use of MOSFETs and the platforms required. Although it is focused on automotive applications, the principles can apply to industrial and consumer applications. It strives to provide clear answers to these questions and the reasoning behind the answers.

This document is intended for guidance only. Any specific questions from customers should be discussed with Nexperia power MOSFET application engineers.

2. Gate

2.1. Q: Why is the V_{GS} rating of Trench 6 automotive logic level MOSFETs limited to 10 V and can it be increased beyond 10 V?

A: The V_{GS} rating of 10 V given to Trench 6 logic level MOSFETs is driven by our <1 ppm failure rate targets and was rated to the best industry practices at the time. The ppm failure figures are not given in any data sheet nor are they part of AEC-Q101 qualification. In other words, two devices can both be qualified to AEC-Q101 and still have different ppm failure rate figures.

Methods of defining, characterising and protecting these ratings have improved and there is now a possibility to operate beyond the given rating of 10 V. This will be a function of time, voltage and temperature. For further explanation see below and more details are available in AN90001.

Additional information

There are two key words in the above question that are worth expanding on - “rating” and “logic level”.

Logic level MOSFETs are primarily intended for applications where the drive voltage is 5 V and thus optimised accordingly. To achieve a fully-on MOSFET and best $R_{DS(on)}$ performance with relatively low gate voltages these MOSFETs will need a thinner gate oxide than standard-level parts which operate with a drive of 10 V V_{GS} . Thinner gate oxides will breakdown at lower voltages and will have a lower rating than standard level devices, (full details are given in AN90001, section 5).

However, there are instances where logic level MOSFETs are chosen for non-logic level applications. For example, in automotive applications where the battery supply voltage can drop to a level where drive circuits need to operate below 6 V. Therefore, MOSFETs must turn ON with lower gate voltages than standard level MOSFETs are capable of. Conversely, the MOSFET gate needs to withstand the nominal battery voltage of approximately 12 V.

Is a logic level MOSFET suitable?

In terms of capability logic level MOSFETs are not expected to suddenly fail as soon as higher voltages are applied. However, applying higher V_{GS} than the maximum rated voltage will compromise the <1 ppm failure rate and therefore Nexperia would not consider including these ratings in data sheets.

Nexperia methodology of removing defectives and reducing early life failures is achieved through effective screening at production. As a supplier Nexperia is committed to zero defects and high quality levels. Therefore, the ratings may appear lower than our competitors where commitment to quality is possibly not as stringent. Nexperia V_{GS} max ratings are based on applying 100% max (rated) voltage at 175 °C for 1000 hours with failure rate <1 ppm – for more details see: AN90001 section 4.

Designers must consider failure rates figures for logic level MOSFETs when V_{GS} in their data sheets is rated to ± 20 V

A model exists at Nexperia for calculating life failure rates with higher gate voltages against temperatures. This information can be provided upon request as a calculated figure and will **only** be given as a guide.

2.2. Q: Why is V_{GS} maximum limit of Trench 6 automotive logic level MOSFETs different to Trench 3 and Trench 9?

A: The Trench generation 3 platform is >10 years old. It was designed and assessed to meet the requirements of AEC-Q101. Production control and testing were established to ensure ongoing compliance to those requirements. Although it was released to the best practice rules at the time, in the intervening years those best practice rules have moved on. In particular, the understanding of gate oxide wear-out has improved. It is now appreciated that meeting AEC-Q101 does not guarantee meeting modern reliability requirements. The market is looking for failure rates significantly lower than 1 ppm over the lifetime of >15 years. In the Trench generation 6 data sheet, V_{GS} is rated at 175 °C and DC conditions. The gate can withstand 20 V at 25 °C for up to a maximum of 1 hour on worst case parts. The V_{GS} capability is expected to be similar to competitor parts, which often state 20 V but do not specify the conditions.

Additional information

The Trench generation 6 platform specifies a gate voltage rating that exceeds the market reliability requirements and has production controls and tests to guarantee them. The 10 V DC rating is conservative. Customer feedback is to set a clear, conservative but realistic limit on the data sheet. It ensures that engineers are guided to adopt good design practice and not use excessive overdrive. For Trench generation 6 devices, use logic level parts where gate drive voltage is between 5 V and 10 V. Voltages of 15 V do not destroy any logic level part. Clearly, voltages between 10 V and 15 V are possible and have a corresponding range of lifetimes. However, the guidance is to use standard level parts where the gate voltage is >10 V for >100 hours in the life of the vehicle.

When new designs consider using a Trench generation 3 part, or earlier NXP technology, the same guidance should be used. It is because the gate oxide thicknesses are the same in Trench generation 3 and Trench generation 6. However, it should be appreciated that the same guarantees cannot be given because the tests and controls are not the same.

Trench 6 logic level MOSFET ratings are very conservative and are on the low side. Although analysis suggests a higher V_{GS} capabilities, protecting these ratings requires a significant amount of measurements data, applied to a huge number of devices.

The necessary steps to show the capability for higher V_{GS} were addressed for the Trench 9 platform, where higher V_{GS} rating of +16 V can be protected in the data sheet.

3. Thermal impedance (Z_{th}) curves

3.1. Q: When comparing Z_{th} curves in some data sheets, there appear to be some contradictions. From an R_{th} point of view, the BUK9Y38-100E (Trench generation 6) looks better (lower). However, from a Z_{th} (at less than 100 ms) point of view, the BUK9Y30-75B (Trench generation 3) looks better. The shape of the graphs indicates that a more advanced model or measurement was done on the Trench generation 6 part. Is this assumption correct?

A: The method for setting the Z_{th} curve has changed between the Trench generation 3 parts (2008) and Trench generation 6 (2012). The die size is also different which changes the Z_{th} and R_{th} characteristics.

Additional information

The earlier method used empirical models for Z_{th} (1 μ s) and R_{th} , joined by an exponential line.

The latest method uses models for the Z_{th} generated by Computational Fluid Dynamics (CFD) simulation, verified by measurement.


The dies in the 2 parts have different dimensions and therefore they have different Z_{th} .

The plots depicted in [Fig. 1](#) compare the data sheet curves for the single shot Z_{th} .

There is a good match between the limit lines for both parts. The biggest difference is in the region 1 ms to 20 ms.

The conclusion from this comparison, is that the Trench generation 3 part is designed to work within these Z_{th} limits. The Trench generation 6 part is an excellent alternative that has a very high probability of working satisfactorily.

It is possible to assess how to rate the Trench generation 3 part using the new rules with a more accurate reflection of its true performance. [Fig. 1](#) shows the new line in comparison with the two data sheet lines.



Although there is a difference in the R_{th} , it is probably unimportant. In practice, it is the $R_{th(j-amb)}$ that is the limiting factor for the design. The R_{th} of the Printed-Circuit Board (PCB) that is common to both parts, is dominant.

Power MOSFET frequently asked questions and answers

When considering the old test method with the new one for the BUK9Y30-75B, the other region of difference is below 10 μ s.

For pulse duration between 1 μ s and 2 μ s, the temperature rise (or $Z_{th(j-mb)}$) in the Trench generation 3 part, is only a half of what the original data sheet curve predicted. The importance of this factor depends on the application.

3.2. Q: It is understood that the values for thermal resistance listed in data sheets are based on controlled conditions that do not apply to typical applications. If this understanding is true, how is the proper thermal resistance/junction temperature accurately calculated?

A: This understanding is correct. To ensure reliability of the MOSFET, always limit the maximum junction temperature to 175 °C.

Additional information

It is understood that the typical values for thermal resistance listed in data sheets are based on controlled conditions that do not apply to typical applications.

Device characterization at a junction temperature of 25 °C is the accepted standard in the semiconductor industry. It is also most convenient for users to take measurements at this temperature.

How is the proper thermal resistance calculated?

Only a maximum value of thermal resistance is given on Nexperia MOSFET data sheets. The typical value is significantly less than the maximum. It is understood that thermal cycling can induce an increase in $R_{th(j-mb)}$ over the lifetime of the MOSFET.

A tolerance margin is included in the data sheet maximum $R_{th(j-mb)}$ value which allows for an increase over the lifetime of the MOSFET.

For worst case design analysis, always use the maximum value. Maximum $R_{th(j-mb)}$ given on the data sheet is evaluated from characterization measurements.

Its value is not dependent on temperature or other environmental conditions

How is junction temperature calculated?

MOSFETs usually operate with a junction temperature greater than 25 °C due to temperature rise caused by the environment and/or power dissipation in the MOSFET.

If MOSFET power dissipation and mounting base temperature (T_{mb}) are known, MOSFET junction temperature can be calculated. Use [Equation \(1\)](#), below to determine T_j .

$$(1) T_j = P \times R_{th(j-mb)} + T_{mb}$$

SPICE thermal models of MOSFETs provide an excellent means of estimating T_j by simulation. It is particularly useful when MOSFET power dissipation changes with time.

Worked example for a BUK7Y12-40E:

From the data sheet:

Maximum $R_{DS(on)}$ at 25 °C = 12 m Ω

Maximum $R_{DS(on)}$ at 175 °C = 23.6 m Ω

Maximum $R_{th(j-mb)}$ at 2.31 K/W

From the application data:

PWM frequency = 100 Hz

Maximum duty cycle = 50 %

V_{supply} = 14 V

R_{load} = 0.7 Ω

Power MOSFET frequently asked questions and answers

Maximum ambient temperature = 85 °C

Maximum PCB temperature = 100 °C

Calculation based on average power, ignoring any temperature fluctuation due to the power pulsing and also ignoring switching losses at 100 Hz:

Assume that the temperature of the MOSFET is initially 100 °C and its maximum $R_{DS(on)}$ is 18 mΩ. It is midway between 12 mΩ at 25 °C and 24 mΩ at 175 °C.

When conducting, the MOSFETs power dissipation $I^2 R_{DS(on)}$ is: $20 \times 20 \times 0.018 = 7.2 \text{ W}$

The duty cycle is 50 %, so the average power dissipation = $7.2 \times 0.5 = 3.6 \text{ W}$. It is assumed that the switching loss at 100 Hz can be ignored.

The rise of the MOSFET junction temperature, above the mounting base is: $2.31 \times 3.6 = 8.3 \text{ K}$.

The maximum MOSFET die temperature in this situation is very safe at: $100 + 8.3 = 108.3 \text{ °C}$

To guarantee that the PCB temperature does not rise above 100 °C in an 85 °C ambient, the thermal resistance between PCB and ambient must be: $(100 - 85)/3.6 = 4.2 \text{ K/W}$

3.3. Q: What effect does changing the device have on $R_{th(j-a)}$? The customer is trying to achieve ~60 °C/W on dual N channel FET.

A: The customer is trying to achieve a $R_{th(j-amb)} = 60 \text{ K/W}$ using a dual N channel LFPAK56 (SOT1205). For correctness °C is relative to 0 °C or 273.15 K. Kelvin is used for ΔT in this section.

$$R_{th(j-amb)} = R_{th(j-mb)} + R_{th(mb-amb)}$$




Fig. 2. MOSFET thermal resistance junction to ambient

$R_{th(j-mb)}$ is in Nexperia's control (it is a function of the die size and package design, for example the bigger the die the lower the $R_{th(j-mb)}$). $R_{th(mb-amb)}$ is a function of the PCB design and the thermal management scheme and is not under the control of Nexperia. A very good multilayer FR4 design with thermal vias would be around 30 - 40 K/W.

Worked example for BUK9K6R2-40E and BUK761R6-40E

From the BUK9K6R2-40E data sheet, the $R_{th(j-mb)}$ is 2.21 K/W.

However, the $R_{th(mb-amb)}$ is in the control of the customer, i.e. it depends on the PCB design. Assume the PCB assembly thermal resistance to ambient is 40 K/W.

A. Using a SOT1205 dual LFPAK56 (such as BUK9K6R2-40E)

$$R_{th(j-amb)} = R_{th(j-mb)} + R_{th(mb-amb)} = 2.21 + 40 = 42.21 \text{ K/W}$$

B. Using a device with a larger die will result in a lower $R_{th(j-mb)}$. For demonstration purposes a max die D2PAK (BUK761R6-40E) with low $R_{th(j-mb)}$ is used (0.43 K/W).

$$R_{th(j-amb)} = R_{th(j-mb)} + R_{th(mb-amb)} = 0.43 + 40 = 40.43 \text{ K/W}$$

You can see that for DC conditions, the effects of changing the die size on the device is swamped by the PCB cooling arrangement, $R_{th(mb-amb)}$, (note that the $R_{th(j-a)}$ of 50 K/W in the data sheet is for a different PCB thermal arrangement).

So transposing this into temperature: $\Delta T = P \times R_{th(j-amb)}$, then for a dissipation of 1 W:

A. 42.21 K/W: if $T_{amb} = 105 \text{ }^\circ\text{C}$ then $T_j = 105 + 42.21 = 147.21 \text{ }^\circ\text{C}$

B. 40.43 K/W: if $T_{amb} = 105 \text{ }^\circ\text{C}$ then $T_j = 105 + 40.43 = 145.43 \text{ }^\circ\text{C}$

$R_{th(mb-amb)}$ will change due to the package size, this effect is ignored here. The bigger package will result in a lower mounting base to ambient thermal resistance. In example B above, T_j will probably be a few degrees lower than calculated. Refer to AN90003 "Thermal design guide for LFPAK56D and LFPAK33" for more detailed information.

To estimate $R_{th(j-amb)}$, bias the body diode of the MOSFET with 1 W on the intended PCB design. Use an infra-red camera or sensor to measure the temperature of the MOSFET plastic body, this is approximately the same temperature as the junction.

4. MOSFET body diode

4.1. Q: How much current can the MOSFET body diode carry?

A: The data sheet states the I_S capability for the diode. The power constraints are the same as for the MOSFET conduction. The diode is an integral part of the MOSFET structure. They are in effect the same size and have the same thermal properties. The MOSFET can carry the same current through the channel or in reverse through the body diode. The maximum steady state current in the diode is dependent on the total allowed power loss for the device. However, the diode current may be different from the channel current because the power dissipation may be different under the 2 modes of operation.

Additional information

The objective is to keep the junction temperature below $T_{j(max)}$ so it is necessary to calculate the diode dissipation. In a DC case, it is simply $I_F \times V_F$. It is equivalent to $V_{SD} \times I_S$ as used in the Nexperia MOSFET data sheet. For a worse case analysis, the max V_F of the data sheet should be used (normally 1.2 V).

Where the current is varying but in cyclic manner, the dissipation can be found using [Equation \(2\)](#) below:

$$(2) \text{ Power} = V_O \times I_{(AV)} + R_S \times I_{(RMS)}^2$$


where:

$I_{(AV)}$ is the average diode current

$I_{(RMS)}$ is the RMS diode current

R_S is the slope of the I_{SD}/V_{SD} characteristic graph given in data

V_O is typically where the R_S line meets the axis at $I_{SD} = 0$. For a conservative worst case analysis, use 1.2 V.



For transient currents, a simulation using the SPICE model of the diode is useful but care is needed because the model is for a typical part. Once the dissipation is known, standard thermal analysis methods can be used to check that T_j is acceptable.

It can include SPICE simulation using RC thermal models.

5. Safe operating area and linear mode operation

5.1. Q: The current derates with temperature. Is this limit based on power dissipation?



A: The most important factor in current derating or power derating is junction temperature. T_j is a function of power dissipation. Power dissipation is a function of I_D current and on-state resistance ($P = I_D^2 \times R$) when operating in the fully enhanced mode. It is the product of I_D and V_{DS} when operating between on and off states. The $R_{DS(on)}$ of a MOSFET, increases with increase in temperature. Therefore, for a given maximum power dissipation, the maximum current must be derated to match the maximum power dissipation. In Nexperia data sheets, graphs show the continuous drain current and normalized total power dissipation (see [Fig. 5](#)) as a function of the mounting base temperature. These graphs can be used to determine the derating.

5.2. Q: Is it necessary to derate any limit (current, voltage, power etc.) to achieve high reliability?

A: If current, voltage, power, junction temperature, etc. are within Nexperia data sheet limitations, no additional derating is needed. In the data sheet, there is a power derating curve based on junction temperature. Junction temperature (T_j) is one of the most important factors for reliability. Particular care should be taken to extract enough heat from the device to maintain junction or die temperature, below rated values. The device should be operated within the SOA region. It should be derated if necessary (see Section 5.3) as recommended in the data sheet and it should be possible to obtain optimum reliability.

5.3. Q: How do I derate an SOA graph for temperatures other than 25 °C?

A: As an example, assume that the temperature required is 100 °C, instead of 25 °C. T_j rated is 175 °C for this automotive grade MOSFET. Derate the voltage when considering the effect of temperature on SOA performance (see [Fig. 5](#)). To determine the new voltage (at temperature) for a fixed current, use the power derating line in [Fig. 5](#). For example, power at 100 °C = 50 % of power at 25 °C. Therefore, the 10 V line represents 5 V at 100 °C etc. It is explained in Application Note *AN11158*. If necessary, the SOA lines for 1 ms, 10 ms etc. can be extended at the same slope to the right.



5.4. Q: Is there a Spirito boundary limit line for linear mode operation?

A: The Spirito region or hot spotting issue with new higher density technologies may have more effect in the linear mode of operation. This effect is evident from the change in gradient in the limit lines for 1 ms, 10 ms and 100 ms at higher V_{DS} values (see Fig. 4). The 1 ms, 10 ms, 100 ms and DC lines at higher V_{DS} values emphasize it. The reason is that most newer technologies pack more parallel fundamental cells to share more current in a smaller die (lower $R_{DS(on)}$ per unit area). It leads to an increased thermal coupling between cells. Also, to attain higher current densities, the MOSFETs are designed with higher transconductance or gain ($g_{fs} = I_D/V_{GS}$). It enables them to carry higher currents even at lower V_{GS} values. However $V_{GS(th)}$ (threshold voltage) has a negative temperature coefficient which leads to a higher zero temperature coefficient crossover value. For various reasons, the distribution of temperature in the die is never perfectly uniform. Therefore,

when the device is operated for extended periods in linear mode, hot spotting occurs. Due to the shift in threshold voltage, there is a risk of thermal runaway and device destruction where the hotspots form. Because of these reasons, special care should be taken when using trench or planar MOSFETs for linear applications. Ensure that operation remains within the data sheet SOA limits.

5.5. Q: Regarding the SOA curve for the 1 ms and 10 ms curves, there is a bend-down at higher voltages and low currents. Why does this bending disappear for longer and shorter pulse times?




Fig. 6. Safe operating area: continuous and peak drain currents as a function of drain-source voltage

A: The inflexion points on the 1 ms and 10 ms lines represent the points where the ‘Spirito’ effect starts. At higher I_D , the lines represent constant power (P); at lower I_D , P decreases as I_D decreases. The 100 ms and DC lines are straight, but have higher negative gradients than constant power lines, i.e. power also decreases as I_D decreases. The flat portion of the DC line represents package maximum I_D .

The Spirito effect is a form of electro-thermal instability i.e. uneven die heating leading to hot-spot formation. It happens because $V_{GS(th)}$ has a Negative Temperature Coefficient (NTC) at I_D values below I_{ZTC} (zero temperature coefficient current). The consequence is to reduce MOSFET power dissipation capability in lower I_D zones of the SOA chart.

Measurement at DC, 100 ms, 10 ms and 1 ms establishes SOA capability. The 100 μ s and 10 μ s lines on this graph are theoretical constant power lines. They are realistic, as the Spirito effect is much less significant at higher currents and shorter pulse periods.

Reliable 100 μ s SOA measurement capability has recently been achieved, so future data sheets include 100 μ s SOA lines based on measured data. It is now evident that the Spirito effect is apparent at 100 μ s. Consequently, from 2016, new MOSFET releases have a measured 100 μ s SOA line in their data sheet SOA graph.

See AN11158 for further information.

5.6. Q: How does Nexperia ensure compliance with the SOA curve during series production?

A: The factors influencing the compliance of the MOSFET with the data sheet SOA graph are:

- the uniformity of the MOSFET cells across the active (trench) surface of the die
- the integrity and uniformity of the die attachment (the solder layer between the die bottom (drain) surface and mounting base)

Power MOSFET frequently asked questions and answers

Cell uniformity must be good for the MOSFET to work. However, cell uniformity can never be perfect and there is always some variation between cells.

The integrity of the soldering to attach the die must be good without voids or die tilt. If not, the local (junction to mounting base) thermal impedance varies with location across the die. It gives uneven cooling. Uneven die surface cooling may be due to either or both of the factors stated. However, the consequence is the same i.e. SOA non-compliance with the data sheet graph.

In production, linear mode power pulse tests are used to stress the MOSFET thermally. If the die cooling is not sufficiently uniform, hotspots can form and the device parameters can change more than expected. A decision to reject parts can be made based on the results.

5.7. Q: How can a part be identified when it is designed for linear mode operation?

A: While all Nexperia MOSFETs can be used in linear mode operation, some Nexperia MOSFETs are designed specifically to be used in linear mode. The device description in the data sheet states that the device is suitable for operation in linear mode. To determine the suitability for operation in linear mode, perform a thorough analysis of the SOA graph. This analysis includes derating the SOA graph for junction temperatures above 25 °C. The naming convention indicates that the MOSFET is designed for linear mode applications.

5.8. Q: For parts designed for linear mode operation, are there any restrictions (such as the Spirito boundary)?

A: Even if a MOSFET is intended for use in linear mode applications, the part must not be operated outside its SOA. Post 2010, all Nexperia MOSFETs have a measured SOA characteristic. The limit of linear mode capability on Nexperia parts is shown in the SOA characteristic. As a result, the boundary of what is safe is established via measurement rather than calculation. The Spirito capability limit is shown in the SOA characteristic.

6. Avalanche ruggedness and Unclamped Inductive Switching (UIS)

6.1. Q: Are trench designs susceptible to the UIS issue (parasitic BJT turn-on)?

A: In general - Yes, but Nexperia Trench MOSFETs are designed to suppress this effect. The trench structure, unlike planar, can be very easily designed to suppress parasitic turn on of the BJT. For new Nexperia MOSFET technologies, the failure mechanism is thermal, which represents the limit of achievable UIS performance. Planar (on the left in the diagram) and trench (on the right in the diagram) MOSFET technologies, are shown in [Fig. 7](#). In the trench case, a design feature in the source contact effectively short circuits the base-emitter of the parasitic BJT. In older planar technology, the shorting of base to emitter of the parasitic bipolar is not as effective. It is due to the longer path length in the n and p regions.




Fig. 7. Simplified planar and trench technology

6.2. Q: Why are planar designs susceptible to failure during UIS?

A: All MOSFETs are susceptible to failure during UIS. It depends on whether the MOSFET T_j reaches the intrinsic temperature of silicon. Furthermore, if the parasitic BJT is triggered, they can fail even earlier. It is because the BJT can be switched on relatively quickly but is slow to switch off. Current can then crowd in a certain part of the device and failure results. Newer Nexperia trench technologies are less vulnerable to triggering of the BJT than planar designs. See [Section 7.1](#) and the additional information associated with [Section 6.3](#).

6.3. Q: How are parts constructed to minimize failure during UIS?

A: The base emitter path in the silicon design is designed to minimize the risk of triggering the parasitic BJT.

Additional information

There are two strategies employed to prevent triggering of the parasitic BJT:

1. Reduce the avalanche current per cell - To reduce the avalanche current per cell, there must be a higher cell density. It is easily achieved with trench technologies but more difficult with planar devices. If improvements in planar technologies are seen, it is likely that modern fabrication equipment achieves a high enough cell density. Increasing cell density too much, deteriorates linear mode performance (Spirito boundary occurs sooner), so cell density is a trade-off. For this reason, Nexperia has not been as aggressive as other trench MOSFET manufacturers in achieving very high cell densities. The target is to ensure that the thermal limit in UIS is achieved.
2. Ensure that the current flow during avalanche does not flow through the base-emitter region of the BJT. This feature is the significant advantage of trench over planar. The parasitic bipolar is formed between the source of the MOSFET, the body region (i.e. channel) and the epi region (i.e. the drain). If there is enough avalanche current through body junction, there may be enough voltage developed to bias on the BJT leading to device destruction. In Nexperia

devices, a modified source contact is used. This contact collects any avalanche current, preventing it from biasing the BJT on.

For planar devices, strategies include reducing the gain of the BJT by placing high doped implants close to the channel. It is similar to (2) in intention but it is not as effective.

6.4. Q: Is 100 % UIS testing required on MOSFETs?

A: UIS testing is a fundamental part of Nexperia's defect screening procedures. It is applied to all devices. The test is designed to increase the junction temperature to $T_{j(max)}$.

6.5. Q: I have parts not capable of parasitic BJT turn-on. Why?

A: Devices fail at the thermal limit. At the thermal limit, the silicon becomes intrinsic and blocking-junctions cease to exist. It is considered to be the only UIS-related failure mechanism in our devices.

6.6. Q: What is the chart accuracy for avalanche current versus time in avalanche, or energy versus junction temperature?

A: Avalanche current versus time graphs are based on conditions that take a device to $T_{j(max)}$ and therefore, our ruggedness screening covers them. All Nexperia MOSFETs are ruggedness tested during assembly and characterized during development. The graphs are accurate and provide the worst case capability of the device to ensure reliability.

6.7. Q: For energy versus junction temperature charts (if applicable), how is the inductance, maximum current, time in avalanche etc., determined from the chart?

A: A temperature rise model is used, which is shown in *AN10273 Power MOSFET single-shot and repetitive avalanche ruggedness rating*.

Additional information

Although energy levels for UIS are often quoted on data sheets, a single number can be misleading. Therefore a graph is provided, that outlines conditions that take junction temperature to $T_{j(max)}$. The user must determine the current/time in avalanche based on the particular conditions. Examples are provided in *AN10273 Power MOSFET single-shot and repetitive avalanche ruggedness rating*.

6.8. Q: Are repetitive avalanche ratings the same as for a single pulse?

A: No. The repetitive avalanche ratings are lower than the single pulse rating. Refer to the product data sheet for the device capability. An example is shown in [Fig. 8](#).

Additional information

Repetitive means that the avalanche event is an intended operating condition for the device.

Similarly, single-shot means that the MOSFET is expected to experience an avalanche event as a result of some unintended fault condition. Only 1 fault can occur at a time, the MOSFET must cool to the starting temperature and the junction temperature must not exceed 175 °C. Degradation of device characteristics is likely after a relatively low number of occurrences.

Nexperia shows both single shot and repetitive avalanche capability in the MOSFET data sheet. Generally, the repetitive current is 10 % of the single shot current capability for a given inductor (so the time in avalanche is shorter, see [Fig. 8](#) and [Section 6.14](#)).

For calculating repetitive avalanche ratings, calculate the starting junction temperature for each avalanche incident independently. The calculations are based on the frequency and duty cycle of avalanche condition and summed over the entire period of expected repeated avalanche.

This topic is discussed in detail in Nexperia Application Note *AN10273 Power MOSFET single-shot and repetitive avalanche ruggedness rating*.

6.9. Q: Are there any special failure modes associated with repetitive avalanche?

A: The device can sustain small amounts of damage with each avalanche event and over time they can accumulate to cause significant parametric shifts or device failure. Nexperia has performed research into this area and provides the repetitive ratings in the data sheet. See also Nexperia Application Note *AN10273 Power MOSFET single-shot and repetitive avalanche ruggedness rating*.

6.10. Q: How does the increase in cell density affect avalanche capability of MOSFETs?

A: There are two failure modes: current (parasitic BJT turn-on) and thermal. Cell density has implications for these failure modes.

Additional information

Current - If enough avalanche current flows through a cell, a voltage drop occurs in the p-region of the device as the avalanche current flows to the source contact. This volt drop occurs in the base of a parasitic bipolar device. In this mode, the resistance in the p-region/base and the avalanche current ($I = V/R$) are important. Once V_{BE} reaches the bipolar switch-on threshold, the MOSFET is destroyed (V_{BE} reduces with temperature). So at higher cell densities, for the same avalanche current, there are more cells and current per cell is reduced. Each individual cell has less current and is less likely to trigger the parasitic device. It means that the total die current, required to cause a device to fail, increases. Additionally, since the cell is smaller, the path through the p-region to the source contact is reduced. It makes it even harder to trigger the parasitic device and again increases the current required to destroy the device.

Thermal - If the avalanche current is such that the parasitic BJT is not triggered, the device heats up. If the avalanche energy is sufficient, the silicon die reaches temperatures at which the device starts to become intrinsic. The blocking-junction no longer exists, resulting in the destruction of the device. It is what is meant when a reference is made regarding failure due to reaching the thermal limit of a device. If the failure mode is thermal, changes in technology cannot improve things significantly. New technologies are generally more robust in avalanche conditions. Note, if a thermal limit is reached, the only solution is to improve the thermal impedance at the device level. Moving to a smaller die can be detrimental.

Summary - New technologies improve the high current avalanche capability of a device due to increased cell density and reduced parasitic NPN base resistance. Lower current, higher energy (i.e. longer duration) avalanche capability is unchanged.

6.11. Q: How many times can a device sustain single avalanche events?

Example - A device has an avalanche event once in two months so how many cycles of such an avalanche frequency can the device sustain? This question relates more to quality and reliability but it is important nonetheless.

A: Refer to Section 6.8 of this document. For the answer to this question, refer to *Section 2.4.3 of AN11158* and all of *AN10273*.

Additional information

Keep each avalanche event within the safe limits for repetitive operation specified on the data sheet and T_j below 175 °C. There should be no degradation of the MOSFET characteristics and no impact on MOSFET quality or reliability. There are some applications where MOSFETs are repetitively avalanched (e.g. some engine controllers) and the reliability is good. Although this condition takes V_{DS} beyond the data sheet maximum, the data sheet also specifies a maximum avalanche energy.

Extensive avalanche testing is performed on Nexperia MOSFETs. All the indications are that they are very robust. It is understood that most MOSFETs in automotive applications are likely to experience avalanche conditions at some stage during their lifetime. It could be due to occasional fault conditions or as a consequence of the circuit design (e.g. ABS solenoid valve driver MOSFETs).

6.12. Q: Is it possible for the avalanche current on a device to exceed the package maximum current but not the die maximum current?

A: The current specified in the avalanche graph should not be exceeded. It is restricted to the DC rated current. The device factory test defines the limit which is guaranteed for the device.

6.13. Q: How is the avalanche rating on the body diode obtained (testing or modeling)? If it is tested, how is it tested and what circuit model is used?

A: The avalanche rating is modeled first and the results are then verified by testing to destruction. The test circuit used is similar to the one defined in *JESD24-5*. For SPICE modeling, the reverse diode characteristics can be defined and modeled. By adding an RC thermal model of the Z_{th} characteristic, it is possible to estimate the T_j of the device.

Additional information

The body diode of the MOSFET is not a single circuit element, but a structure distributed throughout the MOSFET. There is a diode element associated with each cell. In behavior terms, it can be represented as a single (Zener) diode in parallel with the single MOSFET (representing the sum of all the cells). The design of the MOSFET determines the avalanche rating. Its representation in the model is based on parameters measured during characterization testing.

The constraints are the same as for the MOSFET conduction. Diodes are an integral part of the MOSFET structure. They are in effect the same size and have the same thermal properties. The objective is to keep the junction temperature below $T_{j(max)}$ so it is necessary to calculate the diode dissipation.

For transient currents, the simulation using the SPICE model of the diode is useful but care is needed because the model is for a typical part.

Once the dissipation is known, standard thermal analysis methods can be used to ensure that T_j is acceptable.

6.14. Q: How is the repetitive avalanche safe operating area derived in the data sheet graph? The repetitive avalanche SOA curve seems to be the same as single-shot $T_j = 170\text{ °C}$.

A: The repetitive line is the line for a start temperature of 170 °C . It is because it predicts a temperature rise of 5 °C which is the maximum permissible rise from any starting temperature (see *AN10273*). It also corresponds to 10 % of the single-shot current using the same inductor value, see [Fig. 8](#).

Additional information


The reason it applies to any temperature is because the temperature does not strongly influence the wear-out caused by repetitive avalanche. The strongest influence is the current.

The avalanche current is composed of high energy charge carriers moving through the depletion region. As they pass through, they can collide with the Si structure. There is a chance that a high energy carrier (sometimes called a hot carrier) is produced that collides with the gate oxide causing damage. It is not completely destroyed but it does cause it to wear out, which is observed as parameter variation.

Power MOSFET frequently asked questions and answers

Higher currents mean more electrons, more collisions and more frequent damaging events leading to faster wear-out and lower reliability. The target should be a failure level <0.1 ppm over the full vehicle life. Experiments indicate that if repetitive current is limited to 10 % of single-shot current capability for $T_{j(start)} = 25\text{ }^{\circ}\text{C}$, it results in a T_j increase of $5\text{ }^{\circ}\text{C}$. There is no significant degradation of the device.

For example: A 15 mH inductor carrying ~19 A gives an avalanche time of ~5 ms. It has a peak temperature rise of $150\text{ }^{\circ}\text{C}$ putting it on the limit line for $T_{j(start)} = 25\text{ }^{\circ}\text{C}$. By reducing the current to 10 % = 1.9 A, t_{AL} reduces to ~500 μs and the temperature rise is $5\text{ }^{\circ}\text{C}$.



7. Capacitive dV/dt issues

7.1. Q: Is there a particular capacitance or charge ratio that should be used to prevent turn-on, or is it circuit dependent?

A: The capacitive dV/dt turn-on is strongly circuit dependent.

If the dV/dt across the MOSFETs drain to source is too high, it may charge C_{GD} , which is the capacitance between drain and gate, inducing a voltage at the gate. The gate voltage depends on the pull-down resistor of the driver based on [Equation \(4\)](#):

$$(4) \quad V_{GS} = R_{driver} \times C_{GD} \times dV/dt$$

In some bipolar drive circuits, such as emitter follower derived circuits, the problem is increased. It is because the driver cannot pull the gate down to 0 V and has approximately 0.7 V offset.

It is also important that the driver is referenced to the MOSFET source and not to signal ground, which can be significantly different in voltage.

The ratio of C_{GD} to C_{GS} is a factor but a good drive circuit is the critical factor.

Even if a V_{GS} spike is present, it is safe for the MOSFET as long as the dissipation is within thermal limits and MOSFET SOA limits.

7.2. Q: How are parts constructed to minimize this effect?

A: Nexperia MOSFETs are designed with a high threshold at high temperatures and we check V_{GS} threshold at 25 °C is within data sheet limits. Logic level devices are designed and guaranteed to have a minimum threshold voltage >0.5 V even at 175 °C.

Additional information

Maintain a reasonable ratio between C_{GD} and C_{GS} . The gate network structure of the device is designed to have good control of all areas of the die.

7.3. Q: How is dV/dt characterized?

A: It is usually measured in a half-bridge test circuit. It is a measure of the device dV/dt during body diode reverse recovery. This data is not normally published in the data sheet. This dV/dt is in practice the highest dV/dt the device experiences.

Additional information

Failure due to dV/dt is not something seen in modern low-voltage MOSFETs however, dV/dt is normally characterized for Nexperia MOSFETs. The failure mode is that the capacitive current resulting from dV/dt, triggers the parasitic BJT. However, as the voltages are low (dV/dt is more an issue > 600 V) a current/charge high enough to trigger the parasitic BJT cannot be generated.

7.4. Q: What diode or other parameters are important to assess susceptibility? For example, maximum dV/dt and maximum I_F .

A: High dV/dt can induce glitches onto the gate of the MOSFET. A snubber can help to reduce dV/dt and the magnitude of the V_{DS} spike if significant. The ratio of C_{OSS} at low V_{DS} compared to C_{OSS} value at high V_{DS} is an indicator of the non-linearity of C_{OSS} . A very high ratio can indicate that the device can generate a high dV/dt. Gate driver circuit design can reduce the gate glitch, see Section 7.1. The ratio of Q_{GD} to Q_{GS} and the gate threshold voltage can be used to indicate the susceptibility of the device to gate glitches.

7.5. Q: Is trench technology sensitive to this phenomenon?

A: In theory, all MOSFETs are.

Additional information

dV/dt induced turn-on of the parasitic bipolar transistor is not known as an issue in low voltage Nexperia MOSFETs. If UIS parasitic turn-on is solved, then dV/dt induced turn-on is also solved. Refer to Section 6.1 and Section 6.3 for more information.

7.6. Q: Does a soft recovery body diode give lower dV/dt and if so, how is it designed and fabricated into the part?

A: Soft recovery does reduce the dV/dt. Although dV/dt is not an issue for the MOSFET, a lower dV/dt is better for EMI, voltage spikes and crosstalk. The design and manufacture is very specialized, involving proprietary information.

7.7. Q: How does temperature influence this sensitivity to dV/dt and why?

A: At high temperatures, it is easier to trigger a parasitic bipolar as its V_{BE} reduces. But if the BJT is effectively shorted out and current diverted away from it, as discussed in Section 6.1, then it is not an issue.

7.8. Q: Can Nexperia provide R_B , C_{DB} , V_{BE} saturation values in the parasitic BJT model, as shown in Figure 8?

A: These values are required to be able to calculate [Equation 6](#). The aim is to obtain a dV/dt value to check if parasitic BJT turns on, leading to device failure. It is impossible to measure the characteristics of the parasitic bipolar transistor as its terminals cannot be accessed independently of the MOSFET terminals. A parasitic bipolar transistor is always created when a MOSFET is fabricated. Referring to [Fig. 9](#), it can be seen that there are two current paths which could cause MOSFET problems. Current I_1 flows via C_{GD} and depending on C_{GS} and R_G it can cause the MOSFET to switch on momentarily. It is often referred to as a gate glitch. Current I_2 flows via C_{DB} and R_B which can potentially switch on the parasitic BJT.

Additional information

$$(5) \quad V_{GS} = I_1 \times R_G = R_G \times C_{GD} \times dV/dt$$

$$(6) \quad V_{BE} = I_2 \times R_B = R_B \times C_{DB} \times dV/dt$$




Fig. 9. Power MOSFET showing two possible mechanisms for dV/dt induced turn-on




Fig. 10. Physical origin of the parasitic BJT components that may cause dV/dt induced turn-on

Additional information

Early lateral MOSFETs (structure shown in Fig. 10), were susceptible to failure caused by the turn-on of this parasitic transistor.

However, trench MOSFETs, as manufactured by Nexperia, are much more immune to this failure mechanism.

The gate structure is located in trenches in the die surface rather than it being a horizontal layer on the die surface. This structure means that the short-circuiting of the base emitter junction of the parasitic bipolar transistor (to prevent its turn on), is much more effective.

As the generations of trench MOSFETs have progressed, feature dimensions (trench pitch) have reduced, making the parasitic bipolar transistor even more immune to being turned on.

Fig. 11 shows the structure of a Trench generation 6 device. The parasitic bipolar inhibition is particularly good in this structure due to the very short base to emitter length. The source metal short-circuits the p-n junction near the source contact, making it difficult to get a V_{BE} high enough to turn on the parasitic BJT.




Fig. 11. Trench generation 6 structure

7.9. Q: In a half-bridge configuration one MOSFET is driven off, and the second MOSFET begins to turn on. The first MOSFET that should be off is turning back on again causing cross conduction and an overcurrent peak. What could be the cause? See Figure 11 for phenomena.




Fig. 12. Blue V_{GS} trace shows gate bounce and the red current waveform spiking when gate bounce occurs

A: It is sometimes referred to as gate bounce. MOSFETs have internal stray capacitances coupling all three terminals and the gate is floating. The capacitors are inherent to the internal structure of a MOSFET, see [Fig. 13](#).




Fig. 13. MOSFET Schematic representing the internal capacitances

C_{GD} and C_{GS} form a capacitive potential divider. When a voltage appears across the drain and source of the MOSFET, it couples to the gate and causes the internal gate source capacitor to charge. If the voltage on the gate increases beyond the MOSFET's threshold voltage, it starts to turn back on which can cause cross conduction. The ratio of the capacitances C_{GD} and C_{GS} determines the severity of this effect.

Additional information

[Fig. 14](#) shows a simplified circuit that can exhibit this behavior. It could be a synchronous buck regulator or one leg of a 3-phase inverter. In both cases, the load is inductive. A current source represents the inductive element in this circuit.




Fig. 14. Simplified schematic of a MOSFET half-bridge. The high-side and low-side MOSFETs are switched antiphase to each other





Fig. 15. Waveforms showing the full detail of the gate bounce phenomenon

The waveforms in [Fig. 15](#) show the critical part of the applications operation when the current commutates from one MOSFET to the other. In this instance, the high-side MOSFET is being switched on as the low-side one switches off. Current flows from the switch node. Note the low-side MOSFET behaves as a diode when it is switched off. This behavior is similar when current flows into the switch node. In this case, the high-side device becomes the synchronous rectifier. Referencing the waveforms in [Fig. 15](#), the blue low-side V_{GS} trace begins to drop and the low-side MOSFET turns off. The green low-side V_{DS} trace going negative indicates that it has switched off. The low-side MOSFET body diode begins to conduct the inductive current and there is a V_F drop of approximately 0.7 V. The high-side MOSFET begins to turn on to a point where it conducts all of the load current. The low-side diode turns off and the low-side V_{DS} can now increase to the supply voltage. However, as the V_{DS} rises, the dV/dt is coupled back to the low-side gate through C_{GD} . The blue low-side V_{GS} trace begins to increase again. In this example, the gate voltage rises sufficiently above the threshold voltage so that it is now turned back on again. Both high-side and low-side MOSFETs are on simultaneously. The current rapidly increases due to the short circuit across the supply as indicated by the red current trace.

There are several factors that influence this behavior, the most dominant of which is the gate resistor. If the gate resistor is set to a level where the gate driver cannot sink the capacitively coupled current, it must feed into the C_{GS} . It causes the gate source voltage to rise as can be seen in [Figure 15](#).



It is good practice to keep the external gate resistor as low as possible. In reality, there is a limit to how low this value can be, due to EMC considerations. Good design practices can be employed to improve EMC while maintaining a low enough value of gate resistor to prevent gate bounce. Simple alternatives to increasing the gate resistor include adding extra capacitors external to the MOSFET between gate and source, located close to the MOSFET connections. It helps with radiated emissions without affecting the gate turn off waveforms as much.

Other key factors include the MOSFETs threshold voltage (V_{th}). The lower V_{th} is, the more enhanced a MOSFET is for a given gate bounce voltage. It therefore increases the severity of the cross conduction. V_{th} is also temperature dependent. It reduces as die temperature increases, further compounding the severity.

7.10. Q: Does the BUK9Y29-40E fulfill the following requirements?

Table 1. Turn on/off delay, rise time and fall time requirements

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{d(on)} + t_r$	turn on delay time + rise time combined	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R = 50\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	8	13	18	ns
$t_{d(off)} + t_f$	turn off delay time + fall time combined	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R_L = 50\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	9	14	19	ns

A: Typical values of $t_{d(on)}$, t_r , $t_{d(off)}$, and t_f are given in the BUK9Y29-40E data sheet:

Table 2. Turn on/off delays, rise time and fall time BUK9Y29-40E specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{d(on)}$	turn on delay time	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R_L = 5\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	-	6	-	ns
t_r	rise time	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R_L = 5\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	-	7	-	ns
$t_{d(off)}$	turn off delay time	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R_L = 5\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	-	9	-	ns
t_f	fall time	$T_{amb} = 25\text{ °C}; V_{DS} = 30\text{ V}; V_{GS} = 5\text{ V}; R_L = 5\text{ }\Omega; R_{G(ext)} = 5\text{ }\Omega$	-	5	-	ns

$t_{d(on)} + t_r$ must be between 8 ns and 18 ns. For the BUK9Y29-40E, this value is typically 13 ns.

$t_{d(off)} + t_f$ must be between 9 ns and 19 ns. For the BUK7Y29-40E, this value is typically 14 ns.

Power MOSFET frequently asked questions and answers

Minimum and maximum values for $t_{d(on)}$, t_r , $t_{d(off)}$, and t_f are not stated in Nexperia MOSFET data sheets. It is because accurate and repeatable measurements of these parameters, particularly t_r and t_f , very much depend on the test environment.

Even measurement probe positioning is critical because stray inductances, capacitances and coupling fields change when the probe is moved (unavoidable).

A good worst case estimate tolerance on these parameters is $\pm 50\%$, however these parameters have only a very small effect on MOSFET dynamic operation.

The typical BUK9Y29-40E fulfills these requirements, but if these parameters are slightly different, the consequences to the circuit switching performance are not significant. In the parametric test, a $50\ \Omega$ load resistor and $5\ \Omega$ external gate resistor are used. It is very unlikely that these values are the same as the values used in the application.

Gate drive characteristics, MOSFET capacitances and the nature of the load circuit have much more profound effects on the dynamic switching behavior of the MOSFET. Specifically, its power loss, efficiency and EMC performance.

8. Package and mounting

8.1. Q: On the drawing for the power SO8/LFPAK56 common footprint, there are no vias on the exposed pad. Are the addition of vias advised and, if so, which diameter?

A: If improved thermal resistance is required, vias can be added to the footprint. The effect of adding vias is discussed in Section 3.5 of *AN10874*.

Additional information

Nexperia has used 0.8 mm successfully but it does not mean that other sizes would not work. The vias should be pre-filled with solder and hot air leveled, to give a flat surface, before the devices are placed.

If the vias are not pre-filled, there is a chance that the solder under the part is drawn into the vias, which may result in voids.

The extra process steps on the PCB and the potential problems mean that vias should not be used unless they are needed. Consult the manufacturing process engineers regarding surface mount and soldering process issues.

8.2. Q: How are devices tested for HV isolation tests? An application is tested at approximately 1 kV for HV isolation testing across various terminals and a significant value is seen across the MOSFET. Are there tests that perform HV isolation analysis and, if so, what are they?

A: We do not perform any HV isolation tests on any automotive MOSFETs or specify any HV isolation parameter in our data sheets. Insulation testing is only applicable to TO-220F packages (Nexperia SOT186A)

Additional information

HV isolation is specified for MOSFETs with insulated drain tabs or in modules with isolated bases. The test voltage applied in the Nexperia factory is 2.45 kV for 0.4 seconds (V_{rms} at 50 Hz).

8.3. Q: The efficiency of my DC-to-DC converter exceeds my requirements. Can I use smaller, higher R_{DSon} MOSFETs to save money?

Environmental conditions: 4-layer FR4 board at 105 °C ambient temperature.

A: Although it is possible to reduce efficiency, other factors become the constraints.

Additional information

The dominating factor is likely to be the temperature allowed at the solder joint between the MOSFET and the PCB. It is unlikely that 125 °C may be exceeded with FR4. If the dissipation is 2 W, the thermal resistance of the path from the MOSFET mounting base to ambient must be <10 K/W.

$$(125\text{ °C} - 105\text{ °C})/2\text{ W} = 10\text{ K/W.}$$

Some special arrangements are required to achieve this figure. However the customer has indicated an allowed dissipation of 2 W so they may have some more information about their system indicating that it is achievable.

If dissipation is increased to 5 W, the temperature at the mounting base reaches 155 °C which is probably not allowed. The alternative would be to improve the thermal resistance to <4 K/W, which is extremely challenging.

An indication as to what can be achieved, is given in *AN10874* and *AN11113*.

Power MOSFET frequently asked questions and answers

The junction temperature of the MOSFET has not yet been mentioned. It is because it is only a few degrees higher than the mounting base. For example, consider an application for an LFPK56 device, such as BUK7Y7R6-40E. The thermal resistance is 1.58 K/W. So for 2 W, the T_j would be 128.2 °C. For 5 W, it would be 133 °C (assuming T_{mb} can be held to 125 °C). Both of these values are well below the $T_{j(max)}$ of the MOSFET which is 175 °C.

So in summary, the limiting factor of what can be done with dissipation is the PCB and its thermal path to ambient, not the MOSFET.

8.4. Q: What is the position of Nexperia on using Pb free solder for internal soldering (die attach, clip attach)?

A: Nexperia is a member of the DA5 working group. It is a project consortium comprising Nexperia, Bosch, Infineon, and ST. The goal is to find new solder materials or alternative die attach methods which do not use lead. The European directive 2011/65/Eu exemption (RoHS), allows the use of lead in high melting point solders until 2016. So far, no reliable and cost effective alternative process has been developed, especially where the requirements of AEC-Q101 are considered. An extension to the expiry date of this exemption was applied for in January 2015 by representatives of the electronics industry, including the DA5 working group.

The End of Life Vehicle (ELV) Directive (2000/53/EG) also applies. A similar extension to the Pb free exemption was applied for by the DA5 group in November 2013. It is expected that if approved, this directive allows the use of Pb based solders until 2018 at the earliest. It has been requested that the EU aligns the Pb free exemption between the ELV directive and the RoHS directive.

9. SPICE models

9.1. Q: Is there is a large difference between the data sheet and the SPICE model behavior and in particular, the gate charge characteristics?

A: There is a strong similarity between the data sheet characteristics and the Nexperia SPICE models at 25 °C. It is especially true for transfer curve, $R_{DS(on)}$, diode characteristic, and gate charge. The SPICE model also accounts for the package parasitic resistances and inductances.

Additional information

In PWM circuits, the SPICE model gives quite a good similarity to the behavior of the real device. The SPICE model can therefore be used to give a good indication of the switching losses at turn-on and turn-off, as well as the conduction losses.

The SPICE model is only correct at 25 °C, the $R_{DS(on)}$ versus temperature characteristic can be used to estimate conduction losses at higher temperatures. Switching losses are known not to change significantly with temperature.

The SPICE model also reflects a typical device according to the data sheet characteristics.

The method of creating models has been continuously improved over time. The latest model creation process used for Trench generation 6 devices and newer technologies results in models which closely match measured device behavior.

9.2. Q: Why does the SPICE model not match the data sheet?

A: The SPICE models provided by Nexperia are generated from measurements performed on a sample of devices. Several parameters such as transfer characteristics, output characteristics and gate charge are used. Values for parasitic package impedances and the data sheet maximum $R_{DS(on)}$ value are combined to produce a model that emulates the behavior of the sample MOSFETs.

- It is important to note that the SPICE models generated by Nexperia:
 - represent typical parts that can be found within the production distribution.
 - are set close to the maximum $R_{DS(on)}$ of the part without adversely affecting the other model parameters.
 - are only valid for $T_j = 25$ °C.

Customers wishing to do design validation using a SPICE model, are advised to proceed with caution given the information provided above. Nexperia encourages designers to perform Monte Carlo simulations and use tolerance stacks in their simulation design. These factors permit part to part variation of their whole system to be accounted for.

Nexperia can advise on what reasonable levels of tolerance on key parameters for the MOSFET would be.

10. MOSFET silicon technology

10.1. Q: What is drift engineering?

A: Drift engineering is optimizing of the drift region between the bottom of the trench and the epi/substrate interface (light green area). The drift region supports most of the drain-source voltage in the off state. The purpose of drift engineering is to reduce the resistance of the drift region while maintaining the drain-source breakdown voltage $V_{(BR)DSS}$ capability (see Fig. 17).




Fig. 17. Resistance in power MOSFETs

10.2. Q: What is obtained from reduced cell pitch?

A: Reduced cell pitch generally results in lower resistance and higher capacitance. The goal of each new generation of MOSFET technology is to reduce $R_{DS(on)}$ without a large increase in capacitance that usually accompanies reduced cell pitch. Reduced cell pitch also reduces SOA capability (linear mode operation) but improves avalanche capability.

10.3. Q: What is obtained from a shorter channel?

A: Shorter channel gives a lower $R_{DS(on)}$ and a lower C_{GS} capacitance simultaneously. It has higher leakage current and the transfer curve (I_D versus V_{GS} characteristic) becomes more dependent on V_{DS} . It is also observed in the output characteristics.

10.4. Q: What is obtained from thick bottom oxide?

A: Thick bottom oxide refers to gate oxide at the bottom of the trench (see Figure 16). It is made thicker than the gate oxide at the side of the trench. It acts as a thicker dielectric between the gate and the drain resulting in a much lower C_{GD} value.

11. Supply and availability

11.1. Q: What statements can be made concerning the long-term availability of previous generations of TrenchMOS parts?

A: Nexperia continues to supply older products where the volumes of manufacture are economically viable. The sales price margin is commercially viable and there are no manufacturing reasons which prevent manufacture.

A Discontinuation of Delivery (DoD) document notifies key customers (including distributors), when a part is planned to be withdrawn. It allows customers to make arrangements to buy sufficient products for future requirements and if necessary qualify alternative products.

12. EMC and ESD

12.1. Q: If EMC issues are encountered when substituting Trench generation 6 parts for competitor parts, what advice is available? Can the application note AN11160 Designing RC snubbers help?

A: In this case, optimizing the RC snubber for the Nexperia MOSFET is necessary.

Additional information

EMC performance depends on many factors, some of which depend on layout parasitics, circuit components and the power MOSFET. For applications such as half bridges, 3-phase inverters, DC-to-DC converters etc., a snubber is often needed. It helps to reduce oscillations across the MOSFET drain and source terminals to acceptable levels. These oscillations would travel along conductors which can act as antennae. However, the snubber for the incumbent part is likely to be different from what is needed for the Nexperia device. It is because the MOSFETs are made from different technologies with different dynamic characteristics. We would recommend following the process described in *AN11160* that was written specifically for these situations.

12.2. Q: What parameters affect the ESD tolerance and how much does it vary for a particular device?

A: The key parameters are the gate oxide breakdown voltage and the gate input capacitance (C_{iss}). JESD22-A114 specifies the ESD Human Body Model test arrangement and results assessment criteria.

Additional information

The main ESD failure mechanism for any MOSFET is due to breakdown of the gate oxide. The point where the oxide is thinnest will be where failure is most likely to occur.

For Nexperia MOSFETs, factors which affect the thickness are:

- Gate rating: usually standard level or logic level (note that other gate oxide ratings are available from Nexperia)
- Technology used: gate oxide thickness will vary according to the technology used. Check with Nexperia for details of the oxide thickness or rating if this is critical information

The gate oxide is most sensitive between the gate and source. The gate to drain path (typically the gate oxide at the bottom of the trench and semiconductor junction in series) offers a higher capability.

There are 6 combinations of applying an ESD pulse to a MOSFET:

Table 3. ESD test pulses pin combinations

Pin ESD pulse applied to	Pin(s) grounded	Pin floating
G	S	D
G	S, D	-
D	G	S
D	G, S	-
S	D	G
S	D, G	-

The ESD pulse can be positive or negative for each condition. The simplified capacitance model for the MOSFET shown in Fig. 18 below is key to understanding how the gate oxide can be damaged by extreme voltage




Fig. 18. MOSFET schematic representing the internal capacitances

The worst-case condition is always by applying the pulse to the gate pin with the source pin grounded and the drain pin floating. This has been verified by experiment. In the case of the pulse being applied between gate and source with the drain floating, the capacitance of the device is minimised, see Fig. 19 below. Grounding the drain, for example, would increase the gate – source capacitance, so it becomes more difficult to damage the oxide.




Fig. 19. MOSFET schematic representing the internal capacitances

12.3. Q: How can gate-source ESD rating be estimated?

A: The capability of the MOSFET can be estimated using SPICE modelling. Note that this is for initial indication only and is not guaranteed for all cases. For modelling of weak devices, C_{GS} and C_{RSS} values should be set to 70% of their typical values, C_{DS} can be set at typical since this is not strongly affected by gate oxide thickness. For modelling of typical devices, the MOSFET subcircuit does not need to be changed.

Modelling is based on the standard SPICE subcircuits (models) for the Nexperia MOSFETs, see Fig. 20 for an example of Human Body Model (HBM) testing:




Fig. 20. SPICE simulation circuit example for HBM testing

The following lines in the Nexperia MOSFET subcircuit (model) should be edited to create the minimised C_{GS} and C_{GD} capacitances:

- .SUBCKT BUK9Y12-40Emin DRAIN GATE SOURCE
- *Set Cgs to minimum value 70% of typical
- *CGS 2 6 9.7e-10 original value commented out
- CGS 2 6 {(9.7e-10)*(Cmin)}
- *Set Cgd to minimum 70% of typical
- G11 3 2 VALUE {V(13, 0)*I(V11)*{Cmin}} }

In order to simplify the simulation, it is assumed that the oxide of a logic level (LL) gate device has a minimum breakdown of 25 V and a standard level (SL) gate device will have a minimum breakdown voltage of 35 V. These simplifications are valid for technology available to the present time (Q1 2018) but may change in the future. If further detail is required consult Nexperia.

Simulation shows that for a 250 V ESD (HBM) pulse, the BUK9Y12-40E is OK but at 500 V there will be failures of weak (C_{GS} , C_{GD} = 70% of typical) devices but that typical devices are OK. This aligns reasonably well with measurement results so it can be concluded that the modelling approach is valid.

It is emphasised that this gives an estimate of ESD capability however there are certain assumptions which are made so the performance is not guaranteed. Please consult Nexperia if necessary.

12.4. Q: Does relationship between C_{ISS} and ESD rating change by trench generation?

The answer is not as straightforward as it might seem. As Trench technology develops, there is a tendency to use thinner oxide in order to optimise device performance. Thinner oxide will result in lower breakdown voltage however it means that the capacitance will nominally increase. These two effects should result in no significant change however the trench structure may also change which can also affect the capacitance. In order to answer the question, it is best to compare devices of interest from different Nexperia technologies.

12.5. Q: Why are Nexperia power MOSFETs not ESD protected on the chip by gate-source protection networks?

In order to effectively screen MOSFETs with weak gate oxide, Nexperia uses special test techniques which involve accurately measuring the gate-source leakage behavior. Adding ESD protection networks means that it becomes very difficult to measure the gate-source leakage

Power MOSFET frequently asked questions and answers

characteristics of the gate oxide because the ESD protection network will have a significantly higher leakage current. Furthermore, adding protection networks results in higher production costs. ESD protection networks are therefore only used where necessary.

Generally, for larger MOSFETs with good gate oxide quality and relatively high C_{iss} there is no need for ESD protection, as long as these are being mounted onto a PCB in a controlled ESD environment. For special applications where the MOSFET would be subjected directly to ESD in a finished product such as a lithium ion battery module or a power or signal port then on-chip ESD protection may be required to meet IEC 61000-4-2 or other ESD test specifications. Some very small MOSFETs from Nexperia may require on chip ESD protection networks in order to allow handling (such as NX3008NBKW), even in well controlled manufacturing environments.

13. Leakage, breakdown and MOSFET characteristics

13.1. Q: How does drain current (I_{DSS}) vary with respect to temperature?

A: The fundamental relationship between drain leakage current and temperature is exponential in form. The data sheet gives maximum values of I_{DSS} at $T_j = 25\text{ °C}$ and 175 °C . This example is specific to Nexperia Trench generation 2 technology but the same principles can be applied for other Nexperia technology. An exponential fit to these points provides the plot of Fig. 21. It is also in line with some testing which is performed during the development of new MOSFET technologies.

Fig. 22 is the same curve, plotted with a log scale for I_{DSS} to ease reading the value of $20\text{ }\mu\text{A}$ at 50 °C . These values are for a V_{DS} at the rated voltage. Reducing voltage reduces leakage current. Note that Fig. 21 and Fig. 22 are not in the device data sheets.




Fig. 21. I_{DSS} as a function of temperature, linear axes




Fig. 22. I_{DSS} as a function of temperature, log - linear axes

13.2. Q: What is the relationship between breakdown voltage ($V_{(BR)DSS}$ at $I_D = 250\text{ }\mu\text{A}$) and drain leakage current (I_{DSS})? Both state the same V_{DSS} value but the drain current is different.

A: Although these two parameters reference the voltage rating of the part, they look at different characteristics of the product. Drain leakage current (I_{DSS}) is the current which flows when V_{DS} equal to the rated voltage is applied. The test checks that the current is below the limit.

The breakdown voltage of a device $V_{(BR)DSS}$ is the V_{DS} required to cause a drain current of $250\text{ }\mu\text{A}$ to flow. In practice it is slightly higher than the rated voltage of the device and the actual voltage varies for the same nominal type due to manufacturing variations. The minimum $V_{(BR)DSS}$ stated in the data sheet is the rated voltage. Breakdown voltage looks at the characteristic of the part when it is in avalanche. The mechanisms causing leakage current and avalanche current are different.

13.3. Q: Is the standard level gate device BUK7Y28-75B guaranteed to work with a 7 V gate drive at -40 °C for 25 A?

A: Nexperia has a high degree of confidence that this scenario would be OK even in the worst case. However, it cannot be 100 % guaranteed by a production test at 25 °C .

Referring to Fig. 23, the typical gate threshold voltage $V_{GS(th)}$ is 3 V. It rises to approximately 3.5 V at -55 °C (i.e. a rise of approximately 0.5 V). The highest $V_{GS(th)}$ rises from approximately

Power MOSFET frequently asked questions and answers

4 V to 4.5 V (again, approximately 0.5 V). So in the worst case at -55 °C, the threshold voltage shifts by 1.5 V from the typical 25 °C value.

Looking at Fig. 24, it would shift the gate drive curve from 7.0 V to 5.5 V for a worst case device (1.5 V shift).




Fig. 23. Gate threshold voltage $V_{GS(th)}$ as a function of temperature




Fig. 24. Drain current as a function of drain-source voltage: typical values




Fig. 25. Drain-source on-state resistance as a function of drain current: typical values

The 5.5 V drive curve allows more than 25 A and is still in the linear $R_{DS(on)}$ region of the output characteristic.

The $R_{DS(on)}$ values for the 5.5 V characteristic at 25 A in Fig. 25 is pessimistic for operation at -40 °C. It uses the 25 °C $R_{DS(on)}$ curves, and the carrier mobility increases with lower temperatures making the $R_{DS(on)}$ better. The threshold voltage increase has already been accounted for.

It explains why a 7 V gate drive at -40 °C would be OK for this particular standard level gate device (BUK7Y28-75B). The same principles can be applied to other Nexperia devices. However, the customer must judge whether there is adequate margin in the design, as the result may be slightly different from what is observed.

13.4. Q: What is the lowest voltage $V_{(BR)DSS}$ to be expected at $-40\text{ }^{\circ}\text{C}$ for a 40 V device using Trench generation 6?

A: The following principle could be applied to any Nexperia MOSFET technology at any breakdown voltage rating. In the data sheet, the values for minimum drain-source breakdown voltages are specified at $-55\text{ }^{\circ}\text{C}$ and $25\text{ }^{\circ}\text{C}$. The correlation between $V_{(BR)DSS}$ and temperature is approximately linear over this range. Therefore, a straight line can be plotted at Temperature ($-55\text{ }^{\circ}\text{C}$ and $25\text{ }^{\circ}\text{C}$) versus $V_{(BR)DSS}$ (at $-55\text{ }^{\circ}\text{C}$ and $25\text{ }^{\circ}\text{C}$).

For example: a 40 V Trench generation 6 part, has a $V_{(BR)DSS}$ at $-55\text{ }^{\circ}\text{C}$ of 36 V and 40 V at $25\text{ }^{\circ}\text{C}$. Using linear interpolation, gives a $V_{(BR)DSS}$ of 36.75 V at $-40\text{ }^{\circ}\text{C}$.

13.5. Q: What factors affect the value of drain current according to the transfer characteristic graph for BUK9275-55A, especially over the V_{GS} range of 2.2 V to 3.0 V?

A: The answer to this question is not simple - there are several factors which would affect the I_D value.

1. The graph depicted in Fig. 26 is typical. The BUK9275-55A MOSFET has a distribution of parameter values within the production tolerance limits. The graph is only intended to illustrate how I_D , V_{DS} and V_{GS} are related when the MOSFET is operating for a particular V_{DS} condition. $V_{GS(th)}$ has a significant influence on the characteristic of a particular device. Temperature is also a major factor. The limiting values and characteristics listed in the data sheet should be used for circuit design.
2. Junction temperature T_j strongly affects the I_D / V_{GS} characteristic. The graph in Fig. 26 is for $T_j = 25\text{ }^{\circ}\text{C}$ and $T_j = 175\text{ }^{\circ}\text{C}$. The same graph for the same part with $T_j = -55\text{ }^{\circ}\text{C}$, would be very different. The mode of operation preferred by the customer is with V_{GS} in the range 2.2 V to 3 V in the saturation region before full enhancement. In this mode, the MOSFET power dissipation is likely to be significant. As a result, the junction temperature may be high. Figure 22 demonstrates how I_D changes with T_j for a given V_{GS} value.
3. A dashed vertical red line on the graph is shown at $V_{GS} = 2.2\text{ V}$. If T_j increases from $25\text{ }^{\circ}\text{C}$ to $175\text{ }^{\circ}\text{C}$, I_D approximately doubles (from approximately 1 A to 2 A). However, at $V_{GS} = 2.8\text{ V}$ (dashed vertical green line), the same junction temperature change has no effect on I_D . At $V_{GS} > 2.8\text{ V}$, an increase in T_j results in a decrease in I_D .




Fig. 26. Transfer characteristics: drain current as a function of gate-source voltage - typical values

It is clear that the relationship between the MOSFET parameters is complex and their relationship with the thermal environment is also complex.

13.6. Q: Can Nexperia provide C_{GD} , C_{GS} and C_{DS} numerical values for $T_j = -55\text{ }^\circ\text{C}$ and $T_j = +175\text{ }^\circ\text{C}$ (at $V_{GS} = 0\text{ V}$, $V_{DS} = 16\text{ V}$)? If it is impossible to test, a theoretical one is also acceptable. A graph is provided in Figure 23, but it is for $T_j = +25\text{ }^\circ\text{C}$.

A: Unfortunately, Nexperia cannot supply values for these capacitances at the extremes of the MOSFET operating temperature range requested. It is due to the limitations of our parametric test equipment. However, we can comment on how these capacitances vary with temperature and the MOSFET terminal voltages.

C_{iss} is the input capacitance formed by the parallel combination of C_{GS} and C_{GD} , and C_{GS} dominates. C_{GS} is formed across the gate oxide so it does not vary significantly with temperature or the MOSFET terminal voltages. As C_{GS} depends on gate oxide thickness and other defined die feature dimensions, it should not vary much between samples.

C_{rss} is the reverse transfer capacitance which is essentially the gate-drain capacitance (C_{GD}). It is formed across the MOSFET body diode depletion layer. This layer becomes thicker, as the reverse voltage (V_{DS}) across it increases. C_{rss} increases as V_{DS} decreases. C_{rss} has a greater variability than C_{iss} because it depends on the body diode depletion layer.

C_{oss} is the output capacitance formed by the parallel combination of C_{DS} and C_{GD} . The drain-source capacitance (C_{DS}) also dominates this capacitance. It varies with V_{DS} in a similar way to C_{rss} varying with V_{DS} and it has similar variability to C_{rss} for the same reasons.

These relationships are illustrated on the data sheet graph depicted by Fig. 27. It has been observed that switching losses only slightly increase at $T_{j(max)}$, in the order of 10 %, since the capacitances only marginally change. Other factors can influence switching behavior, especially where the gate driver current capability changes significantly with temperature. The depletion layer thickness varies in proportion to the square root of the absolute temperature in K and it affects C_{rss} and C_{oss} .




Fig. 27. Input, output and reverse transfer capacitances as a function of drain-source voltage: typical values, $V_{DS} = 0\text{ V}$

13.7. Q: Can Nexperia provide the minimum V_{GS} threshold values for T_j from $-55\text{ }^\circ\text{C}$ to $+175\text{ }^\circ\text{C}$? A graph is already in the data sheet. However, the numerical data of minimum values in the range of $-55\text{ }^\circ\text{C}$ to $+175\text{ }^\circ\text{C}$ are required for a standard level gate threshold.

A: Worst case values of minimum and maximum $V_{GS(th)}$ should be used for design purposes. They are given in the data sheet Characteristics (see Table 4).

Additional information

Table 4. Characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ }^\circ\text{C}$	2.4	3	4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ }^\circ\text{C}$	-	-	4.5	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ }^\circ\text{C}$	1	-	-	V

These values are guaranteed worst case values. In this case, the 175 °C minimum $V_{GS(th)}$ is not less than 1 V. The -55 °C $V_{GS(th)}$ is not greater than 4.5 V.

13.8. Q: Can Nexperia provide the inherent R_G component value with T_j from -55 °C to +175 °C?

A: The measured R_G value is in the range of 1 Ω to 3 Ω and it does not vary significantly with temperature. In our general MOSFET characterization, it is presently not possible to test R_G over the temperature range.

Additional information

In a circuit such as the 3-phase motor drive circuit, switching speed is not usually critically important. The PWM frequency is usually moderate (<50 kHz). However, to mitigate emissions due to high dV/dt , the circuit designer often deliberately slows the switching of the MOSFET. A low value (10 Ω) fixed resistor connected between the gate driver output and the MOSFET gate helps to stabilize the gate driver voltage and damp out any voltage transients or oscillations.

Often, even higher external gate driver resistor values are chosen to slow down the gate driver and reduce the EMI effects of the MOSFET switching.

13.9. Q: How is the maximum permissible drain current estimated, at the point of $V_{DS} = 0.1 \text{ V}$, from the SOA curve of the BUK9K12-60E shown in Figure 24? Some manufacturers describe down to the V_{DS} value in their SOA curves.




Fig. 28. Safe operating area: continuous and peak drain currents as a function of drain-source voltage

A: The minimum current that is expected at a V_{DS} of 0.1 V can be calculated from the maximum (175 °C) $R_{DS(on)}$ value (26 mΩ):

Table 5. $R_{DS(on)}$ values

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A}; T_j = 25 \text{ }^\circ\text{C}$	-	9.5	11.5	m Ω
		$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A}; T_j = 175 \text{ }^\circ\text{C}$	-	21.5	26	m Ω

The drain current that flows with these conditions is $0.1/0.026 = 3.846 \text{ A}$. The maximum die temperature is the critical factor. Do not allow it to exceed $175 \text{ }^\circ\text{C}$.

However, if the $R_{DS(on)}$ is not at the top limit of the value range or the die temperature is lower, it is lower. As a result, the corresponding drain current is proportionately higher.

From Table 5 the maximum $R_{DS(on)}$ is $11.5 \text{ m}\Omega$ at $T_{mb} = 25 \text{ }^\circ\text{C}$. The maximum die temperature is likely to be higher than $25 \text{ }^\circ\text{C}$ in most applications.

If the mounting base temperature is maintained at $100 \text{ }^\circ\text{C}$ or less, the (fully ON) MOSFET can safely carry a continuous current up to 35 A , (see Table 6).

Table 6. I_D values

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_D	drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	-	35	A
		$T_{mb} = 100 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	-	35	A

The (fully ON) MOSFET can also sustain a current pulse of 204 A for a period up to $10 \mu\text{s}$, (see Table 7).

Table 7. I_{DM} values

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{DM}	peak drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; t_p \leq 10 \mu\text{s}$	-	-	204	A

13.10. Q: Is the BUK7K52-60E drain current specified individually for each (FET1 and FET2) or as a total of 15.4 A ?

Table 8. Drain specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DS}	drain-source voltage	$T_j \geq 25 \text{ }^\circ\text{C}; T_j \leq 175 \text{ }^\circ\text{C}$	-	-	60	V
I_D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	15.4	A
P_{tot}	total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	32	W

A: The ratings given on the data sheet are for each individual MOSFET in this device, (see Table 8).

Although there are two MOSFETs housed within the package, they are fully electrically isolated from each other.

However, as the MOSFETs share a common package, there is a small amount of thermal coupling between the two MOSFET dies through the plastic package material. The heat generated by the power dissipated in one MOSFET increases the temperature of the other, even though the other may not be dissipating power. In an application, there is also an external thermal coupling path via the PCB to which the device is mounted. In practice, it is the main thermal coupling mechanism between the two dies.

To guarantee long-term reliability, it is very important that the junction temperature of either of the dies is never allowed to exceed $175 \text{ }^\circ\text{C}$.

The individual MOSFET mounting bases are the main exit routes for heat generated in the dies. In practice, the mounting bases are soldered to copper pads on a Printed-Circuit Board (PCB). They provide the electrical connections to the MOSFET drains and heat sinking. Both MOSFETs in the package should operate at their rated power/current when their mounting bases are maintained at $25 \text{ }^\circ\text{C}$. However, it is very difficult to achieve in practice and de-rating must be done in most cases.

Example:

Using a BUK7K52-60E for two MOSFETs in a half-bridge, driving an inductive load.

Assumptions:

MOSFETs conduct alternately, never together.

Switching losses are neglected.

PCB material is standard FR4.

Standard FR4 PCB material has a maximum operating temperature of 125 °C, although special higher temperature materials are available.


The maximum temperature of the MOSFET mounting bases is limited to 125 °C by appropriate PCB cooling. The maximum de-rated power that can be dissipated in one MOSFET is: $32/3 = 10.67$ W.

Hence, the temperature rise of the die above the temperature of its mounting base is: 10.67 (W) \times 4.68 (K/W) = 49.9 K.

Therefore, the maximum die temperature is $125 + 49.9 = 174.9$ °C, which is marginally safe.



Worst case $R_{DS(on)}$ at $T_j = 175$ °C = 101 m Ω .

Maximum allowed current = $\sqrt{(P/R_{DS(on)})} = 10.28$ A.


 **Note:** This calculation is a theoretical example. The PCB cooling required to maintain a 125 °C mounting base temperature with 10.67 W power dissipation would be very difficult to achieve in practice.

13.11. Q: How does V plateau shift with temperature and process variation?

Data from a T9 MOSFET family device BUK7J1R4-40H is considered but the principle can be applied to T6 devices also. The plateau voltage in the gate charge characteristic is the horizontal portion of the graph (Fig. 29) and is related to the transfer characteristic (Fig. 30).



The plateau voltage is around 4.25 V typical for a current of 25 A. This corresponds to the value in the transfer curve, also for a typical device. So at -55 °C then the plateau voltage will be 4.35 V and at 175 °C it will be 3.9 V for a typical device.

 **Note:** transconductance reduces with increasing temperature, so the device will switch a little slower and switching losses will increase.

When considering a “worst case” device then the spread in gate threshold $V_{GS(th)}$ needs to be considered. It is assumed that the gain (transconductance) of the device is not affected by the same process related reasons which affect $V_{GS(th)}$. The transfer curve for a typical device would be shifted along the V_{GS} axis according to the delta in the $V_{GS(th)}$ (Fig. 31).

The plateau voltage at the 25 A test condition would be 3.65 V for minimum $V_{GS(th)}$ and 4.85 V maximum $V_{GS(th)}$.




Fig. 31. Transfer characteristic at 25 °C

13.12. Q: What is the current which each device can conduct and how does this relate to the device power rating for the SOT1205 device?

A. Consider a specific example such as BUK9K52-60E. The data sheet shows the following capability:

Table 9. Quick reference data; BUK9K52-60E


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DS}	drain-source voltage	$T_j \geq 25\text{ °C}; T_j \leq 175\text{ °C}$	-	-	60	V
I_D	drain current	$V_{GS} = 5\text{ V}; T_{mb} = 25\text{ °C}$	-	-	16	A
P_{tot}	total power dissipation	$T_{mb} = 25\text{ °C}$	-	-	32	W

The key point is the P_{tot} of 32 W. This is per die at data sheet conditions which assume that the mounting base is maintained at 25 °C. The maximum DC current allowed in each device would be 16.04 A, based on R_{DSon} of 124.3 mΩ ($V_{GS} = 5\text{ V}$) at 175 °C.

$$I_{DC} = \sqrt{P/R}$$


$$I_{DC} = \sqrt{32/0.1243} = 16.04\text{ A}$$

If both devices in the package are considered then the total power dissipation when both mounting bases are maintained at 25 °C is 32 W x 2 = 64 W. This only applies when the mounting bases of the devices are maintained at 25 °C (using an infinite heatsink). The power capability will decrease as the mounting base temperatures increase such that T_j does not exceed 175 °C. Consequently the current will decrease as shown in the graph Fig. 32 of I_D vs T_{mb} , if the mounting base is maintained at a different temperature such as 125 °C, the current rating would be 9.26 A.



In practice it is not a realistic condition to mount the device on an infinite heatsink, the device might be mounted on a PCB with $R_{th\ mb-amb} = 50\text{ °C / W}$. In which case how can the steady state current capability be calculated?

The diagram in Fig. 33 below shows a simplified thermal model from the junction of each die to ambient. It is assumed that there is good coupling on the substrate such as a PCB between the devices (usually the case but not always) and that there is minimal coupling between the devices within the package (this is $>100\text{ °C / W}$).



If the ambient temperature is 25 °C then the maximum total package power dissipation would be 2.87 W assuming the power is shared equally between the two dies.

Power MOSFET frequently asked questions and answers

$$P \times 100 + P \times 4.7 = \Delta T = 150 \text{ } ^\circ\text{C}$$

$$\therefore P = 1.433 \text{ W per die}$$

This corresponds to a maximum current of 3.40 A in each device simultaneously.

$$I_{DC} = \sqrt{(P/R)}$$

$$I_{DC} = \sqrt{(1.433/0.1243)} = 3.40 \text{ A}$$

This will result in a mounting base temperature of 168.2 °C. This is above the typical transition temperature for the PCB of 125 °C. The simplified thermal resistance model can be used to calculate the power based on the actual conditions and requirements. For highly accurate calculations, computational fluid dynamics simulations or calibrated measurements should be conducted.

14. MOSFET reliability

14.1. Q: How is the FIT-rate calculated?

A: FIT (Failure In Time) is commonly used to express component reliability. It is defined as the number of failures occurring in 1×10^9 hours (1 billion hours).

At any elapsed time (t), the reliability (R) of a group of operating semiconductors is:

$$R(t) = (n_o - n_f)/n_o$$

Where:

n_o is the original sample size and n_f is the number of failures after time t.

Over the standard time of 10^9 hours, it approximates to $F = (1/n_o) \cdot (n_f/t) \cdot 10^9$.

Accelerated testing

A major factor in determining the reliability of a semiconductor is the total stress applied by the application. Operating temperature results from ambient temperature and the heat due to power dissipation. It is the most important applied operating stress where a product is otherwise generally operated within its ratings.

The Arrhenius equation is used to model the effect of temperature on component failure rate:

$$(7) \text{ Acceleration factor} = e^{(Ea/k)(1/T1 - 1/T2)}$$

Where:

Ea = activation energy (eV)

k = Boltzmann constant (8.60×10^{-5} eV / K)

$T1$ = operating temperature ($^{\circ}C$)

$T2$ = reliability test temperature (K referenced to absolute zero)

Accelerated testing makes components perform at high levels of (thermal) stress. The results are then extrapolated to convert short life under severe conditions into the expected life under normal conditions.

Under accelerated life test conditions:

$$(8) F = (n_f/n_o \times A \times t) \times 10^9 \text{ FITs}$$

Time t is now equal to $A \times t$, where A is the acceleration factor.

Based on the life-test results for an example part, the FIT data provided in [Table 10](#) has been calculated. Note that an adjustment is made to the number of failures based on Poissons probability distribution. It is used to indicate the number of failures expected in a larger sample depending on the confidence level. It is described in JEDEC JEP122F Section 5.18.1.4 and in numerous other references.

Table 10. Calculated FIT data

Test name	High Temperature Reverse Bias (HTRB) + High Temperature Gate Bias (HTGB) + High Temperature Storage Bias (HTSL)			
Test temperature	175	°C		
Number of device hours	35,051,000			
Number of observed failures	0			
Confidence level	90	%		
Activation energy	0.7	eV		
Failure rate				Unit
Failure rate at	125	°C	at 90 % confidence =	6.725 FIT
Failure rate at	85	°C	at 90 % confidence =	0.688 FIT
Failure rate at	55	°C	at 90 % confidence =	0.086 FIT
Failure rate at	25	°C	at 90 % confidence =	0.0007 FIT
MTBF				Unit
Mean time before failure at	125	°C	at 90 % confidence =	1.49×10^8 hour
Mean time before failure at	85	°C	at 90 % confidence =	1.45×10^9 hour
Mean time before failure at	55	°C	at 90 % confidence =	1.16×10^{10} hour
Mean time before failure at	25	°C	at 90 % confidence =	1.40×10^{11} hour

15. References

- [1] AN11158 — *Understanding power MOSFET data sheet parameters*
- [2] AN10273 — *Power MOSFET single-shot and repetitive avalanche ruggedness rating*
- [3] AN10874 — *LFPK MOSFET thermal design guide*
- [4] AN11113 — *LFPK MOSFET thermal design guide*
- [5] AN11160 — *Designing RC snubbers*
- [6] AN90001 — *Designing in MOSFETs for safe and reliable gate-drive operation*
- [7] AN90003 — *Thermal design guide for LFPK56D and LFPK33*

16. Revision history

Table 11. Revision history

Rev	Date	Description
TN00008 v.3	20180912	This document has been revised to use the latest Nexperia format and additional topics added.
TN00008 v.2	20161031	a number of corrections made and new topics added
TN00008 v.1	20150806	initial version

17. Legal information

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

List of Tables

Table 1. Turn on/off delay, rise time and fall time requirements.....	23
Table 2. Turn on/off delays, rise time and fall time BUK9Y29-40E specifications.....	23
Table 3. ESD test pulses pin combinations.....	30
Table 4. Characteristics.....	37
Table 5. RDS(on) values.....	38
Table 6. ID values.....	38
Table 7. IDM values.....	38
Table 8. Drain specifications.....	38
Table 9. Quick reference data; BUK9K52-60E.....	40
Table 10. Calculated FIT data.....	44
Table 11. Revision history.....	44

List of Figures

Fig. 1. Comparison of transient thermal impedance.....	4	Fig. 29. Gate-source voltage as a function of gate charge; typical values.....	39
Fig. 2. MOSFET thermal resistance junction to ambient.....	6	Fig. 30. Transfer characteristics; drain current as a function of gate-source voltage; typical values.....	39
Fig. 3. Diode characteristics.....	8	Fig. 31. Transfer characteristic at 25 °C.....	40
Fig. 4. Example: BUK7Y12-55B SOA curve showing derating for 100 °C.....	10	Fig. 32. Continuous drain current as a function of mounting base temperature.....	41
Fig. 5. Normalized total power dissipation as a function of mounting base temperature.....	10	Fig. 33. Dual MOSFET thermal configuration.....	41
Fig. 6. Safe operating area: continuous and peak drain currents as a function of drain-source voltage.....	11		
Fig. 7. Simplified planar and trench technology.....	13		
Fig. 8. Avalanche safe operating area.....	17		
Fig. 9. Power MOSFET showing two possible mechanisms for dV/dt induced turn-on.....	19		
Fig. 10. Physical origin of the parasitic BJT components that may cause dV/dt induced turn-on.....	20		
Fig. 11. Trench generation 6 structure.....	20		
Fig. 12. Blue VGS trace shows gate bounce and the red current waveform spiking when gate bounce occurs...	21		
Fig. 13. MOSFET Schematic representing the internal capacitances.....	21		
Fig. 14. Simplified schematic of a MOSFET half-bridge. The high-side and low-side MOSFETs are switched antiphase to each other.....	22		
Fig. 15. Waveforms showing the full detail of the gate bounce phenomenon.....	22		
Fig. 16. Effect of RG on VGS, and shoot-through current..	23		
Fig. 17. Resistance in power MOSFETs.....	28		
Fig. 18. MOSFET schematic representing the internal capacitances.....	30		
Fig. 19. MOSFET schematic representing the internal capacitances.....	30		
Fig. 20. SPICE simulation circuit example for HBM testing	31		
Fig. 21. IDSS as a function of temperature, linear axes.....	33		
Fig. 22. IDSS as a function of temperature, log - linear axes.....	33		
Fig. 23. Gate threshold voltage VGS(th) as a function of temperature.....	34		
Fig. 24. Drain current as a function of drain-source voltage: typical values.....	34		
Fig. 25. Drain-source on-state resistance as a function of drain current: typical values.....	34		
Fig. 26. Transfer characteristics: drain current as a function of gate-source voltage - typical values.....	35		
Fig. 27. Input, output and reverse transfer capacitances as a function of drain-source voltage: typical values, VDS = 0 V.....	36		
Fig. 28. Safe operating area: continuous and peak drain currents as a function of drain-source voltage.....	37		

Contents

1. Introduction	2	6.1. Q: Are trench designs susceptible to the UIS issue (parasitic BJT turn-on)?.....	13
2. Gate	2	6.2. Q: Why are planar designs susceptible to failure during UIS?.....	13
2.1. Q: Why is the V_{GS} rating of Trench 6 automotive logic level MOSFETs limited to 10 V and can it be increased beyond 10 V?.....	2	6.3. Q: How are parts constructed to minimize failure during UIS?.....	13
2.2. Q: Why is V_{GS} maximum limit of Trench 6 automotive logic level MOSFETs different to Trench 3 and Trench 9?.....	3	6.4. Q: Is 100 % UIS testing required on MOSFETs?.....	14
3. Thermal impedance (Z_{th}) curves	4	6.5. Q: I have parts not capable of parasitic BJT turn-on. Why?.....	14
3.1. Q: When comparing Z_{th} curves in some data sheets, there appear to be some contradictions. From an R_{th} point of view, the BUK9Y38-100E (Trench generation 6) looks better (lower). However, from a Z_{th} (at less than 100 ms) point of view, the BUK9Y30-75B (Trench generation 3) looks better. The shape of the graphs indicates that a more advanced model or measurement was done on the Trench generation 6 part. Is this assumption correct?.....	4	6.6. Q: What is the chart accuracy for avalanche current versus time in avalanche, or energy versus junction temperature?.....	14
3.2. Q: It is understood that the values for thermal resistance listed in data sheets are based on controlled conditions that do not apply to typical applications. If this understanding is true, how is the proper thermal resistance/junction temperature accurately calculated?.....	5	6.7. Q: For energy versus junction temperature charts (if applicable), how is the inductance, maximum current, time in avalanche etc., determined from the chart?.....	14
3.3. Q: What effect does changing the device have on $R_{th(j-a)}$? The customer is trying to achieve ~60 °C/W on dual N channel FET.....	6	6.8. Q: Are repetitive avalanche ratings the same as for a single pulse?.....	14
4. MOSFET body diode	8	6.9. Q: Are there any special failure modes associated with repetitive avalanche?.....	15
4.1. Q: How much current can the MOSFET body diode carry?.....	8	6.10. Q: How does the increase in cell density affect avalanche capability of MOSFETs?.....	15
5. Safe operating area and linear mode operation	9	6.11. Q: How many times can a device sustain single avalanche events?.....	15
5.1. Q: The current derates with temperature. Is this limit based on power dissipation?.....	9	6.12. Q: Is it possible for the avalanche current on a device to exceed the package maximum current but not the die maximum current?.....	16
5.2. Q: Is it necessary to derate any limit (current, voltage, power etc.) to achieve high reliability?.....	9	6.13. Q: How is the avalanche rating on the body diode obtained (testing or modeling)? If it is tested, how is it tested and what circuit model is used?.....	16
5.3. Q: How do I derate an SOA graph for temperatures other than 25 °C?.....	9	6.14. Q: How is the repetitive avalanche safe operating area derived in the data sheet graph? The repetitive avalanche SOA curve seems to be the same as single-shot $T_j = 170$ °C.....	16
5.4. Q: Is there a Spirito boundary limit line for linear mode operation?.....	10	7. Capacitive dV/dt issues	18
5.5. Q: Regarding the SOA curve for the 1 ms and 10 ms curves, there is a bend-down at higher voltages and low currents. Why does this bending disappear for longer and shorter pulse times?.....	11	7.1. Q: Is there a particular capacitance or charge ratio that should be used to prevent turn-on, or is it circuit dependent?.....	18
5.6. Q: How does Nexperia ensure compliance with the SOA curve during series production?.....	11	7.2. Q: How are parts constructed to minimize this effect?.....	18
5.7. Q: How can a part be identified when it is designed for linear mode operation?.....	12	7.3. Q: How is dV/dt characterized?.....	18
5.8. Q: For parts designed for linear mode operation, are there any restrictions (such as the Spirito boundary)?.....	12	7.4. Q: What diode or other parameters are important to assess susceptibility? For example, maximum dV/dt and maximum I_F	18
6. Avalanche ruggedness and Unclamped Inductive Switching (UIS)	13	7.5. Q: Is trench technology sensitive to this phenomenon?.....	19
		7.6. Q: Does a soft recovery body diode give lower dV/dt and if so, how is it designed and fabricated into the part?.....	19
		7.7. Q: How does temperature influence this sensitivity to dV/dt and why?.....	19
		7.8. Q: Can Nexperia provide R_B , C_{DB} , V_{BE} saturation values in the parasitic BJT model, as shown in Figure 8?.....	19

Power MOSFET frequently asked questions and answers

7.9. Q: In a half-bridge configuration one MOSFET is driven off, and the second MOSFET begins to turn on. The first MOSFET that should be off is turning back on again causing cross conduction and an overcurrent peak. What could be the cause? See Figure 11 for phenomena.....	21	13.1. Q: How does drain current (I_{DSS}) vary with respect to temperature?.....	33
7.10. Q: Does the BUK9Y29-40E fulfill the following requirements?.....	23	13.2. Q: What is the relationship between breakdown voltage $V_{(BR)DSS}$ at $I_D = 250 \mu A$ and drain leakage current (I_{DSS})? Both state the same V_{DSS} value but the drain current is different.....	33
8. Package and mounting.....	25	13.3. Q: Is the standard level gate device BUK7Y28-75B guaranteed to work with a 7 V gate drive at $-40^\circ C$ for 25 A?.....	33
8.1. Q: On the drawing for the power SO8/LFPAK56 common footprint, there are no vias on the exposed pad. Are the addition of vias advised and, if so, which diameter?.....	25	13.4. Q: What is the lowest voltage $V_{(BR)DSS}$ to be expected at $-40^\circ C$ for a 40 V device using Trench generation 6?.....	35
8.2. Q: How are devices tested for HV isolation tests? An application is tested at approximately 1 kV for HV isolation testing across various terminals and a significant value is seen across the MOSFET. Are there tests that perform HV isolation analysis and, if so, what are they?.....	25	13.5. Q: What factors affect the value of drain current according to the transfer characteristic graph for BUK9275-55A, especially over the V_{GS} range of 2.2 V to 3.0 V?.....	35
8.3. Q: The efficiency of my DC-to-DC converter exceeds my requirements. Can I use smaller, higher R_{DSon} MOSFETs to save money?.....	25	13.6. Q: Can Nexperia provide C_{GD} , C_{GS} and C_{DS} numerical values for $T_j = -55^\circ C$ and $T_j = +175^\circ C$ (at $V_{GS} = 0 V$, $V_{DS} = 16 V$)? If it is impossible to test, a theoretical one is also acceptable. A graph is provided in Figure 23, but it is for $T_j = +25^\circ C$	36
8.4. Q: What is the position of Nexperia on using Pb free solder for internal soldering (die attach, clip attach)?..	26	13.7. Q: Can Nexperia provide the minimum V_{GS} threshold values for T_j from $-55^\circ C$ to $+175^\circ C$? A graph is already in the data sheet. However, the numerical data of minimum values in the range of $-55^\circ C$ to $+175^\circ C$ are required for a standard level gate threshold.....	36
9. SPICE models.....	27	13.8. Q: Can Nexperia provide the inherent R_G component value with T_j from $-55^\circ C$ to $+175^\circ C$?.....	37
9.1. Q: Is there is a large difference between the data sheet and the SPICE model behavior and in particular, the gate charge characteristics?.....	27	13.9. Q: How is the maximum permissible drain current estimated, at the point of $V_{DS} = 0.1 V$, from the SOA curve of the BUK9K12-60E shown in Figure 24? Some manufacturers describe down to the V_{DS} value in their SOA curves.....	37
9.2. Q: Why does the SPICE model not match the data sheet?.....	27	13.10. Q: Is the BUK7K52-60E drain current specified individually for each (FET1 and FET2) or as a total of 15.4 A?.....	38
10. MOSFET silicon technology.....	28	13.11. Q: How does V plateau shift with temperature and process variation?.....	39
10.1. Q: What is drift engineering?.....	28	13.12. Q: What is the current which each device can conduct and how does this relate to the device power rating for the SOT1205 device?.....	40
10.2. Q: What is obtained from reduced cell pitch?.....	28	14. MOSFET reliability.....	43
10.3. Q: What is obtained from a shorter channel?.....	28	14.1. Q: How is the FIT-rate calculated?.....	43
10.4. Q: What is obtained from thick bottom oxide?.....	28	15. References.....	44
11. Supply and availability.....	29	16. Revision history.....	44
11.1. Q: What statements can be made concerning the long-term availability of previous generations of TrenchMOS parts?.....	29	17. Legal information.....	45
12. EMC and ESD.....	29		
12.1. Q: If EMC issues are encountered when substituting Trench generation 6 parts for competitor parts, what advice is available? Can the application note AN11160 Designing RC snubbers help?.....	29		
12.2. Q: What parameters affect the ESD tolerance and how much does it vary for a particular device?.....	29		
12.3. Q: How can gate-source ESD rating be estimated?..	30		
12.4. Q: Does relationship between C_{iss} and ESD rating change by trench generation?.....	31		
12.5. Q: Why are Nexperia power MOSFETs not ESD protected on the chip by gate-source protection networks?.....	31		
13. Leakage, breakdown and MOSFET characteristics.....	33		

© Nexperia B.V. 2018. All rights reserved

For more information, please visit: <http://www.nexperia.com>
 For sales office addresses, please send an email to: salesaddresses@nexperia.com
 Date of release: 12 September 2018